

# Wireless Power Consortium Qi Compliant AirFuel Alliance PMA Compliant

### Wireless Power Receiver IC

#### **BD57015GWL**

#### **General Description**

BD57015GWL is a stand-alone wireless power receiver IC. The device integrates a fully synchronous rectifier circuit with low-impedance FETs, Qi compliant and PMA compliant packet controller, adjustable regulated voltage output, and an open-drain output terminal to communicate with the power transmitter using amplitude modulation.

BD57015GWL is targeted at mobile applications implementing wireless charging compliant to Qi Extended Power Profile (EPP) standard and the PMA standard.

#### **Features**


- Low Impedance FET rectifier
- High efficiency fully synchronous rectifier
- Maximum Input Voltage of 20V
- Supports Qi standard ver1.2, PMA standard SR1
- Automatic Detection of Qi / PMA, or selection by external pin
- Open-Drain output terminal for modulation
- TX-RX coil Position Gap alarm

#### **Applications**

Qi and/or PMA Compliant Devices

- Smart Phones
- Cell Phones
- Hand-held Mobile Devices

#### **Typical Application Circuit**






#### **Key Specification**

7 Programmable Output Voltages
 Maximum Input Voltage
 Maximum Input/ Output Current
 AC Input Frequency Range
 5.0 to 12.0 V
 20 V (Max)
 1.5 A (Max)
 100 to 480 kHz

#### **Package**

UCSP50L4C

W(Typ) D(Typ) H(Max) 4.1mm × 3.2mm × 0.57mm (0.4mm pitch)






Figure 2. Wireless Power Transfer System

**Absolute Maximum Ratings** 

Symbol	Limit	Unit
VINOUT_H1	-0.3 to +20	V
VINOUT_H2	-0.3 to +26	V
VBOOT_AC	-0.3 to +7.0	V
VINOUT_L1	-0.3 to +7.0	V
VINOUT_L2	-0.3 to +4.5	V
VAD_H1	-0.3 to +28	V
IMAX	1.5 <sup>(Note 1)</sup>	Α
IMAX_PG	15	mA
Pd	1.64 <sup>(Note 2)</sup>	W
Та	-30 to +85	°C
Tstg	-55 to +150	°C
	VINOUT_H1 VINOUT_H2 VBOOT_AC VINOUT_L1 VINOUT_L2 VAD_H1 IMAX IMAX_PG Pd Ta	VINOUT_H1

(Note 1) Applies to AC1, AC2, RECT, GND terminals when all of them are connected to a common pattern on the PCB. (Note 2) If mounted on a standard ROHM PCB (PCB size: 54mm x 62mm x 1.6mm), reduce by 13.12mW/°C (Ta ≥25°C). **Caution:** Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum rating

Recommended Operating Range

shiriended Operating Range								
Parameter	Symbol	Range	Unit					
Rectified Voltage Range	VRECT	0 to 17.4	٧					
AC1,AC2 Input Peak Voltage Range	VAC1,VAC2	17.4	٧					
ADDET Input Voltage	VADDET	15.0	V					
OUT Terminal Voltage	VOUT	5.0 to 12.0 <sup>(Note 3)</sup>	٧					
VCC Voltage Range	VCC	2.5 to 3.0	٧					
VCCPD Voltage Range	VCCPD	2.5 to 3.0	٧					
Capacitance between RECT-GND	CRECT	Min 20	μF					

(Note 3) Supported VOUT is up to 10V.

Electrical Characteristics (Unless otherwise specified, Ta = 25 °C, VRECT = 5.0V, VCC = 2.65V)

Parameter Symbol Compliant Value				lue	Unit	Conditions	
1 diameter	Оуппрог	Min	Тур	Max	Offic	Conditions	
General							
Operating Circuit Current 1	I <sub>RECT1</sub>	-	44	50	mA	VRECT=5.0V, OUT off.	
Operating Circuit Current 2	I <sub>RECT2</sub>	-	27	35	mA	VRECT=5.0V, OUT on	
OUT Terminal Quiescent Current (wireless charging is disabled)	I <sub>OUT</sub>	-	50	100	μΑ	VOUT=5.0V, RECT=0V ADDET=OPEN	
Protection circuit							
RECT Under Voltage Lockout	V <sub>RECTUV</sub>	2.5	2.6	2.7	V	VRECT:0V → 5V	
RECT Under Voltage Lockout Hysteresis	VRECTUVHYS	150	300	450	mV	VRECT:5V → 0V	
RECT Over Voltage Protection Detection Voltage	V <sub>RECTOV</sub>	15.6	16.5	17.4	V	VRECT:10V → 20V	
RECT Over Voltage Protection Hysteresis	V <sub>RECTOVHYS</sub>	75	150	300	mV	VRECT:20V → 10V	
LDO Block							
OUT Terminal Output Voltage 1	V <sub>OUTLDO1</sub>	6.86	7.00	7.14	V	I load=100mA,VOUT=7.0V setting, VRECT=7.5V	
OUT Terminal Output Voltage Accuracy	RATE <sub>OUT</sub>	-3	0	+3	%	VOUT=5V,5.3V,8V,9V,10V, 12V	
OUT Terminal Load Regulation	$dV_OUT$	-	-	200	mV	Iload=0-500mA VRECT=7.2V VOUT=7V	
Maximum Output Current	$I_{LOADmax}$	-	-	1.5	Α		
PADDET Block							
PDTIME Input Off Leak Current	I <sub>LEAKPDTIME</sub>	-	-	2.0	μΑ	VCCPD=2.65V, AC2=Open, PDTIME=2.65V	
PDTIME Detection Voltage	$V_{PDDET}$	0.4	0.7	1.0	V		
PD Output L Level	$V_{PDVOL}$	-	0.1	0.2	V	Isink=1mA	
PD Pin Leak Current	ILEAKPD	-	-	2.0	μΑ	VPD=2.65V, AC2=Open, PDTIME=0V, PD=7V	
COM Block							
COM1, COM2 ON Resistance	$RON_COM$	-	1.5	3.0	Ω		
COM1, COM2 Pin Leak Current	ILEAK <sub>COM</sub>	-	-	2	μA	VCOM1,2=20V	
RGATE Block							
RGATE Pin Output H Level	VH <sub>RGATE</sub>	4.3	4.8	5.3	V	I <sub>SOURCE</sub> =-1mA, VRECT=7V	
RGATE Pin Output L Level	VL <sub>RGATE</sub>	-	0.1	0.5	V	I <sub>SINK</sub> =1mA	
CLAMP Block							
CLAMP1, CLAMP2 ON Resistance	RON <sub>CLAMP</sub>	-	2.5	5.0	Ω		
CLAMP1,CLAMP 2 Pin Leak Current	ILEAK <sub>CLAMP</sub>	-	-	2	μΑ	VCLAMP1,2=20V	

Parameter	Symbol	Co	mpliant Va	lue	Unit	Conditions	
Parameter	Symbol	Min	Тур	Max	Unit		
Adapter Detection Block							
Adapter Input Detection Threshold Voltage	VADDET	3.4	3.6	3.8	V	Vaddet:0 → 5V	
Adapter Input Detection Hysteresis Voltage	VHYS_AD	200	400	600	mV	Vaddet:5 → 0V	
Adapter Input Overvoltage Detection Voltage	VADDET_OV	14.0	14.5	15.0	V	Vaddet:13 → 16V	
Adapter Input Overvoltage Detection Hysteresis Voltage	VHYS_AD_OV	500	720	940	mV	Vaddet:16 → 13V	
ADDET Pin Input Current	IADGATE	-	150	300	μΑ	VADDET=5V, OUT=OPEN	
ADGATE Pin Output L Level	VL <sub>ADGATE</sub>	-	0.12	0.25	V	Isink=1mA	
PMA, QI, EN1, EN2, CTRL, PDE	N Pin						
PMA,QI,EN1,EN2,CTRL Pin L Level Input Voltage	VIL <sub>mode</sub>	-	-	0.4	V		
PMA,QI,EN1,EN2,CTRL Pin H Level Input Voltage	VIH <sub>mode</sub>	1.3	-	-	V		
PMA,QI,EN1,EN2,CTRL Pin Pull Down	RI <sub>mode</sub>	-	200	-	kΩ		
PDEN Pin L Level Input Voltage	VIL <sub>PDEN</sub>	-	-	0.4	V		
PDEN Pin H Level Input Voltage	VIH <sub>PDEN</sub>	1.3	-	-	V		
RSTB Pin							
RSTB Pin L Level Input Voltage	VIL <sub>RSTB</sub>	-	-	0.6	V	VCC=2.65V	
RSTB Pin Pull Up Resistance	RI <sub>RSTB</sub>	-	100	-	kΩ		
RSTB Pin L Level Output Voltage	VL <sub>RSTB</sub>	-	0.15	0.30	V	Isink=1 mA	
PG,PI Pin							
PG,PI Pin Output L Level	VL <sub>PG</sub>	-	0.25	0.5	V	Isink=5mA	
PG, PI Pin Leak Current	ILEAK <sub>PG</sub>	-	-	2	μΑ	VPG=7V	
INTB Pin			•		•		
INTB Pin Output L Level	VL <sub>INT</sub>	-	0.25	0.5	V	Isink=5mA	
INTB Leak Current	ILEAK <sub>INT</sub>	_	_	2	μA	VINTB=7V	

Electrical Characteristics (Unless otherwise specified, Ta = 25 °C, VRECT = 5.0V, VCC = 2.65V)

Parameter	Symbol	Coi	mpliant Va	alue	Unit	Conditions
Farameter	Symbol	Min	Тур	Max	Offic	Conditions
GPIO Pin						
GPIO Pin L Level Input Voltage	VIL <sub>GPIO</sub>	-	-	VCC×0.3	V	
GPIO Pin H Level Input Voltage	VIH <sub>GPIO</sub>	VCC×0.7	-	-	V	
GPIO Pull Down Resistance	$PD_{GPIO}$	-	100	-	kΩ	
GPIO Pull Up Resistance	$PU_{GPIO}$	-	100	-	kΩ	
L Level Output Voltage	VOL <sub>GPIO</sub>	-	-	VCC×0.2	V	Isink=1mA
H Level Output Voltage	VOH <sub>GPIO</sub>	VCC×0.8	-	-	V	Isource=-1mA
Serial Interface						
SCL, SDA Pin L Level Input Voltage	VIL <sub>SCL</sub> VIL <sub>SDA</sub>	-	-	0.4	V	
SCL, SDA Pin H Level Input Voltage	VIH <sub>SCL</sub> VIH <sub>SDA</sub>	1.3	-	-	V	
SCL, SDA Pin L Level Input Current	IIL <sub>SCL</sub> IIL <sub>SDA</sub>	-1	-	-	μΑ	VSCL=VSDA=0V
SCL, SDA Pin H Level Input Current	IIH <sub>SCL</sub> IIH <sub>SDA</sub>	-	-	1	μA	VSCL=VSDA=2.65 V
SDA Pin L Level Output Voltage	VOL <sub>SDA</sub>	-	-	0.4	V	Isink=2.5 mA

Pin Configuration (Bottom View)




Figure 3. Pin Configuration

#### **Pin Description**

Pin No.	Pin Name	I/O	Function
E1,F1,F2,E3 <sup>(NOTE1)</sup>	AC1	Out	AC input pin 1
B1,B2,C1,C3 <sup>(NOTE1)</sup>	AC2	Out	AC input pin 2
G4	BOOT1	Out	Bootstrap capacitor connection pin 1 for the internal FET driver
C4	BOOT2	Out	Bootstrap capacitor connection pin 2 for the internal FET driver
A3,A4,B3,B4, B5 <sup>(NOTE1)</sup>	OUT	Out	LDO Output pin
C2,D1,D2,D3,E2, D4 <sup>(NOTE1)</sup>	RECT	Out	Rectifier Output pin
D5	OUTSET	Input	Resistance Connection pin for the Output Voltage setting
G6	RGATE	Output	Output Control pin for PMA setting If only Qi mode is used, leave the pin OPEN.
A7	CLAMP1	Input	AC1 Clamp protection pin
A8	COM1	Output	Output Control pin 1
B9	COM2	Output	Output Control pin 2
C9	CLAMP2	Input	AC2 Clamp protection pin
C5	NTC	Input	Resistance Connection pin for the thermal Detection setting <sup>(NOTE3)</sup>
F5	FOD2	Input	Resistance Connection pin 2 for the Foreign Object Detection Adjustment setting If only PMA mode is used, leave the pin OPEN.  Resistance Connection pin 1 for the Foreign Object Detection
G5	FOD	Input	Adjustment setting If only PMA mode is used, leave the pin OPEN.
A5	ILIMSET	Input	Resistance Connection pin for the Current Limit setting
D6	PI	Output	Qi BPP(Baseline Power Profile) / EPP(Extended Power Profile) identification pin
D8	PDEN	Input	PAD Detection Enable pin <sup>(NOTE2)</sup>
E7	PDTIME	Input	PAD Detection Time setting pin <sup>(NOTE2)</sup>
E8	PD	Output	PAD Detection Output pin
A6	ADGATE	Output	External Adaptor Path Gate Driver pin
B6	ADDET	Input	External Adaptor Voltage Detection pin(NOTE2)
B7	EN1	Input	Enable pin 1 for Wired or Wireless Charging
C6	EN2	Input	Enable pin 2 for Wired or Wireless Charging
B8	PG	Output	Open Drain Output pin to notify if LDO Output is ON
G7	RSTB	Input/Output	System Reset Input and Output pin <sup>(NOTE3)</sup>
F6	INTB	Output	Interrupt Output pin
F7	CTRL	Input	Control pin for Wireless Charging
G9	TEST1	Input	Test pin 1 (Usually these pins are connected to GND.)
G8	TEST2	Input	Test pin 2 (Usually these pins are connected to GND.)
F8	SCL	Input	Serial Interface Clock Input pin <sup>(NOTE2)</sup>
F9	SDA	Input/Output	Serial Interface Data Input/Output pin(NOTE2)
E6	GPIO1	Input/Output	GPIO 1 pin <sup>(NOTE4)</sup>
E5	GPIO2	Input/Output	GPIO 2 pin <sup>(NOTE4)</sup>
E4	GPIO3	Input/Output	GPIO 3 pin <sup>(NOTE4)</sup>
C8	PMA	Input	PMA setting pin
E9	Qi	Input	Qi setting pin
D7	VCCPD	Power	Power Supply for Pad Detection pin <sup>(NOTE2)</sup>
C7	VCC	Power	External Power Supply Application pin for LOGIC Block <sup>(NOTE4)</sup>
F4	REG25	Output	2.5V Internal Voltage pin
A9,D9 <sup>(NOTE1)</sup>	GND	Ground	Ground pin
A1,A2,F3,G1,G2, G3 <sup>(NOTE1)</sup>	PGND	Ground	Power Ground pin

<sup>(</sup>NOTE1) If one function pin have several pin numbers, please connect same function pins to a common board node. (NOTE2) When the pin is unused, please connect the pin to GND. (NOTE3) When the pin is unused, please leave the pin OPEN. (NOTE4) When the pin is unused, please connect the pin to GND or leave the pin OPEN.

#### **Block Diagram**




Figure 4. Block Diagram

#### **Description of operation**

#### 1. Qi/PMA operation mode selection

The BD57015GWL is compliant with both Qi and PMA standards. Qi/PMA operation mode can be detected automatically by the internal circuit or set by external terminal. The automatic detection depends on the carrier frequency from TX during Digital Ping. The operation mode is shown as follow:

PMA pin	QI pin	Operation Mode		
L	L	Automatic detection based on the internal circuit		
L	Н	Qi mode only (It won't operate in other modes)		
Н	L	PMA mode only (It won't operate in other modes)		
Н	Н	Reserved (Do not use this setting)		

If H is needed connect these pins to the REG25 pin using a pullup resistance.

When the Automatic detection of operation mode is selected, the active operation mode can be reported using the Mode Status Register (0x8D).

#### Mode Status register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial Value	R/W
MODE STATUS	0x8D	[7] Reserved [6] PMA_MODE PMA mode detection 0x0: Undetected 0x1: Operating in PMA mode [5] QI_MODE Qi mode detection 0x0: Undetected 0x1: Operating in Qi mode [4:0] Reserved	0x00	R

Reserved bits read an undefined value.

The charge start detection interrupt can be used as an indicator for when to check this register. Refer to section "16.Interrupt Control Block" for the details on the charge start detection interrupt.

#### 2. Qi Controller block

If Qi mode is detected as the operation mode of BD57015GWL, it will proceed to following the Qi compliant Ping phase. In this phase, it will send the Signal Strength value which indicates the degree of coupling between the RX and TX. Then BD57015GWL will proceed to the Identification & Configuration phase and send the ID information and the necessary information about RX to the TX. When BD57015GWL is in EPP mode, (set by Qi Power Mode setting register (0x0E)), it sends the information of the configuration and requests a transition to the Negotiation phase. If TX responses the ACK message, it will proceed to the Negotiation phase.

If this negotiation succeeds, it will move to the Calibration phase and the Power Transfer phase at EPP. If this negotiation fails, or the TX does not respond, or BPP mode is set by register, it will move to the Power Transfer phase at BPP. The power transfer mode can be checked by the PI pin. If PI pin is L, it is in EPP mode, and if it is H, it means that it is charging in BPP mode. The power mode can be also confirmed by checking the Qi Monitor Mode register (0x0F).

#### Qi Power Mode setting register (Only for Qi)

Register Name	Address	Bit[7:0]			R/W
EPP_MODE	0x0E	[7:0] EPP_MODE_SET EPP Mode setting 0x10 : BPP Mode only 0x01 : EPP Mode (During PI=L, this must be selected) Other : Reserved	0x11 : EPP Mode (During PI=H, this must be selected)	0x10	R/W

Please don't set Reserved value.

#### Qi Monitor Mode register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial Value	R/W
MONI_MODE	0x0F	[7:1] Reserved [0] EPP_MODE Classification of the operation mode 0x0 : Operation in BPP Mode 0x1 : Operation in EPP Mode	0x00	R

Reserved bits read "0"

In the Power Transfer Phase, the previously specified output voltage is output at the OUT pin and the device is ready to start charging. The charging will be stopped when setting the EN1 pin to "H" which then sends the End Power Transfer packet (Charging Complete, EPT) to the TX. The following are the supporting messages regarding EPT packet. The EPT value can be checked in the Qi EPT Code Register (0x1C) when EPT is sent.

	End Power Transfer Packet								
Value	Reason	Support	Condition						
0x00	Unknown	Send	Adapter Input detection						
0x01	Charge Complete	Send	Charge Complete (EN1=H Detection)						
0x02	Internal Fault	Send	Internal Temperature error, ILIMSET pin setting error, OUTSET pin setting error, FOD pin setting error, FOD2 pin setting error.						
0x03	Over Temperature	Send	External Temperature Error (CTRL=H Detection, Detection for using the information from NTC pin)						
0x04	Over Voltage	Not Sent	-						
0x05	Over Current	Not Sent	-						
0x06	Battery Failure	Not Sent	-						
0x07	Reserved	Not Sent	-						
0x08	No Response	Send	No convergence to desired point for RECT voltage						
0x09	Reserved	Not Sent	-						
0x0A	Negotiation Failure	Send	Negotiation can't be done normally						
0x0B	Restart Power Transfer	Not Sent	-						

When sending this packet, an interrupt can be generated for the external microcontroller.

#### Qi EPT Code register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial Value	R/W
EPT_CODE	0x1C	[7:0] EPT_CODE EPT value (code)  When the status is not EPT, this register is 0xFF.	0xFF	R

#### 3. PMA Controller block

When the operation of BD57015GWL is set to PMA mode, BD57015GWL will proceed to the digital Ping phase of PMA. In this phase, BD57015GWL will send the ACK message to the TX and signal that a device based on PMA exists. Next, BD57015GWL proceeds to the Identification phase and sends information to the TX. TX will check the ID Information and if it is correct, it will proceed to the Power Transfer phase. However if it is incorrect, it will go back to the Digital Ping phase. In the Power Transfer phase, an output voltage is produced in the OUT pin and charging can start. The charging can be stopped when setting the EN1 pin to "H" which then sends an EOC signal to the TX. When the charging stops, it can also generate an interrupt signal. The reason for charging stop is stored in the PMA EOC Code register (0x1D. Other conditions that produce an End of Charge (EOC) signal are described below.

PMA EOC Code register (Only for PMA)

Register Name	Address	Bit[7:0]	Initial Value	R/W
EOC_WR	0x1D	[7:0] EOC_CODE Cause of the output EOC. ("1" indicates "Detection")  [7]: During NTC detection [6]: No Load Detection (continuous for more than 42 seconds)  [5]: Full Charge Detection (Low Current Detection for long hours)  [4]: UVLO Detection of Output [3]: External Temperature Error (CTRL=H Detection) 150 degrees [2]: Internal Temperature Error or ILIMSET pin setting Error or OUTSET pin setting Error [1]: Charge Complete (EN1=H Detection)  [0]: Adapter Input Detection	0x00	R

(NOTE1) These functions are cleared when the device is reset. This setting shall remain in effect with the following registers (EOC MASK:0x86)

#### PMA EOC Mask register (Only for PMA)

Register Name	Address	Bit[7:0]	Initial Value	R/W
EOC_MASK	0x86	[7:4] Reserved [3] MASK _NO LOAD	0x0C	R/W

#### **Description of Operation for Common Blocks**

#### 4. Rectifier block

By inputting AC signal into both ends of a primary side (TX) coil, a voltage is generated by electromagnetic induction in the secondary side coil. Full-wave rectification is performed after detection of output current from the secondary coil as mentioned above, and using the built-in FET connected to AC1 and AC2 pins. The current detection is done by comparing the AC pin voltage (FET Ron × Icoil) with GND level. The on/off signal of built-in FET will be generating based on this detection signal. The on/off timing of L side FET and H side FET are monitored to prevent a shoot through current. The bootstrap drive system for the Nch FET on H side and L side is used for high efficiency. Therefore, a capacitor is needed between BOOT1 (BOOT2) pin and AC1 (AC2) pin.

#### 5. Low Drop Out (LDO) Block

The OUT pin output voltage can be set through the OUTSET pin or through a register, please refer to section "13. OUTSET setting" for details. The current limit value of the OUT pin can be set through the ILIMSET pin or through a register as explained in section "9. ILIM setting".

#### 6. A/D Converter Block

When making a packet, every analog signal that is needed for calculation will be converted to digital value. The A/D converter uses the 10bit sequential comparison (SAR) architecture. This conversion cannot be controlled from outside.

#### 7. External control input (CTRL, EN1 and EN2).

When CTRL = H, during an external temperature error, the wireless power transfer will stop after an EPT or EOC output. Charging from wireless supply or wired (adapter) supply can be enabled or disabled using EN1 and EN2. In the default condition (EN1=L and EN2=L), both wireless power supply and adapter control are active. When both sources are available, priority is given to the adapter (wired power), wireless power is stopped according to the sequence explained in adapter detection block, and the electrical connection of the path from an adapter is active.

When EN1 becomes H, the Qi mode will produce an End Power Transfer (0x01: Charge Complete) packet and the PMA mode will produce an End of Charge (EOC) packet and wireless power supply will be stopped.

CTRL	Operation
L	Will maintain the normal feed condition.
Н	During external temperature error, the wireless power transfer will stop because of an EPT or EOC output.

EN1	EN2	Operation
L	L	Both the wireless power charging and external adapter control are enabled. Priority is given to the external adapter. That is, if a sufficient adapter input is detected during wireless power charging, wireless power will immediately stop and only an adapter charging will continue.
L	Н	Both the wireless power charging and external adapter control are enabled. Priority is given to the external adapter. That is, if a sufficient adapter input is detected during wireless power charging, wireless power will immediately stop and only an adapter charging will continue.
Н	L	Wireless power charging is disabled. Wired power charging is enable.
Н	Н	Both an adapter and wireless power charging are disabled. That is, in this mode, power cannot be supplied from OUT.

#### 8. Adapter detection block

If the ADDET pin detects more than 3.6V (Typ), ADGATE will output LOW and turn ON the PMOS switch of the adapter line. Since priority is given to adapter (cable), wireless power supply will be stopped (EPT / EOC output), and then the OUT output will be stopped. After that, the voltage at OUT will be checked and if it is less than 0.7V and the adapter line of PMOS switch will be turned ON (ADGATE: H to L).

The sequence of operation during adapter detection is as follows.




Figure 5. Adapter Detection

If the ADDET voltage is more than the threshold of OVP, the PMOS will be switched off regardless of the wireless power supply.

#### 9. ILIM setting

The current limit of the OUT pin can be set by the resistance connected to the ILIMSET pin or the register shown below. The following formula shows the relation between setting resistance and limit current (ILIM).

RILIMSET
[kΩ]
OPEN
120
75
56
43
36
30
24
20
SHORT




Figure 6. ILIMSET setting

The resistance should have accuracy of  $\pm 1\%$ .

If ILIMSET pin is shorted to GND, there will be a setting error and BD57015GWL will send EPT (internal fault) in Qi mode..And BD57015GWL will send NoCh signal repeatedly, then the charging will not be started in PMA mode. When the ILIMSET pin is OPEN or the bit [7] of the following register is set to "1", the Output Current Limit value (of ILIM) can be set depending on the following register (0x0A). If the bit [7] of this register is set to "1", the register setting has priority regardless of the resistance connected to the ILIMSET pin. Furthermore, the state related to the ILIMSET pin can be confirmed by the ILIM\_STATE register (0x0B).

ILIMSET setting register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial Value	R/W
ILIM_SET	0x0A	[7] ILIM_REG_EN 0x0 : If ILIMSET pin is not OPEN, the setting of this register (bit[5:0]) is invalid. 0x1 : The setting of this register (bit[5:0]) is valid forcibly. [6] Reserved [5:0] ILIM_SET_VAL OUT Pin Current Limit Level setting 0x5 : 0.5A 0x6 : 0.55A 0x11 : 1.1A 0x7 : 0.6A 0x12 : 1.15A 0x8 : 0.65A 0x13 : 1.2A 0x9 : 0.7A 0x14 : 1.25A 0x9 : 0.7A 0x15 : 1.3A 0xB : 0.8A 0xC : 0.85A 0x17 : 1.4A 0xD : 0.9A 0xE : 0.95A 0x19 : 1.5A 0xF : 1.0A Other : Reserved	0x0F	R/W
ILIM_STATE	0x0B	[7] ILIM_SHORT_DET Short detection of ILIMSET pin. 0x0: not short 0x1: short  [6:4] ILIM_ADC_VAL Current limit value set based on the read value in A/D. If the read value in A/D is outside the setting range, it is 0x0.  0x0: 500mA	0x00	R

Please set an initial value into Reserved bits.

TSZ22111 · 15 · 001

#### 10. FOD setting (Qi mode only)

To implement FOD (Foreign Object Detection) function in Qi mode, it is required to compute the received power and to compare it with the transmitted power from the TX side. Fine power adjustment to adjust for other power losses (e.g. LC loss) outside the IC is performed by using the resistance connected to the FOD and FOD2 pin or the register shown below. The relation of the received power (PRP) supply and each parameter is shown on the formula below.

$$P_{PR} = \alpha \times f(RECT, IOUT) + \beta[W]$$
  
 $\alpha = FOD2$   
 $\beta = FOD[W]$ 

FOD Value [mW]	RFOD[kΩ]
FOD1_SET register setting	OPEN or 820
-64	300
-32	180
32	130
64	100
96	82
128	68
160	56
192	47
224	39
256	33
288	27
320	24
352	22
384	20
EPT or NoCh	SHORT




Figure 7. FOD setting

The resistance should have accuracy of ±1%.

If FOD pin is shorted to GND, there will be a setting error and BD57015GWL will send EPT (Internal Fault) in Qi mode. And BD57015GWL will send NoCh signal repeatedly, then the charging will not be started in PMA mode.

FOD2 Value [-]	RFOD2[kΩ]
FOD2_SET register setting	OPEN or 820
1.054	300
1.062	180
1.070	130
1.078	100
1.086	82
1.094	68
1.102	56
1.110	47
1.118	39
1.126	33
1.134	27
1.142	24
1.150	22
1.158	20
EPT or NoCh	SHORT




Figure 8. FOD2 setting

The resistance should have accuracy of ±1%.

If FOD2 pin is shorted to GND, there will be a setting error and BD57015GWL will send EPT (Internal Fault) in Qi mode. And BD57015GWL will send NoCh signal repeatedly, then the charging will not be started in PMA mode.

In the formula shown above,  $\alpha$  is the inclination adjustment.  $\beta$  is the offset adjustment. Function f(RECT, IOUT) is proportional to the received power and calculated in the internal IC.

When these parameters are adjusted, external physical factors have to be considered. For example, external physical factors are a materials and shape of a coil, an environments around coil, and a distance to a coil of TX. It is possible to set the FOD and FOD2 parameters in the registers (0x01, 0x03) by leaving FOD and FOD2 pins OPEN or setting the bit [7] of these registers (0x01, 0x03) to "1". If bit [7] of these registers is set to "1", the setting of the registers have priority regardless of the resistance connected to the FOD and FOD2 pin.

In addition, the related states in FOD and FOD2 can be confirmed on the next registers (0x02, 0x04).

FOD1 register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial Value	R/W
FOD1_SET	0x01	[7] FOD1_REG_EN 0x0: If FOD pin is not OPEN, the resistance has priority. 0x1: The setting of this register (bit[4:0]) has priority. [6] FOD1_POLARITY Set the polarity 0x0: Plus mode (Add the setting value) 0x1: Minus mode (Subtract the setting value) [5] Reserved [4:0] FOD1 Setting of the FOD value. 0x00: 0 mW 0x01: 32 mW 0x02: 64 mW 0x03: 96 mW 0x03: 96 mW 0x04: 128 mW 0x05: 160 mW 0x06: 192 mW 0x07: 224 mW Other: Reserved	0x00	R/W
FOD1_STATE	0x02	[7] FOD1_SHORT_DET Short detection of FOD pin. 0x0: not short 0x1: short  [6:3] FOD1_ADC_VAL The set value based on the read value in A/D. 0xF when the read value in A/D was detected short. 0x0 when the read value in A/D was detected open.  0x1:-64 mW 0x8:+192 mW 0x2:-32 mW 0x9:+224 mW 0x3:+32 mW 0x4:+64 mW 0xB:+256 mW 0x4:+64 mW 0xB:+288 mW 0x5:+96 mW 0x6:+128 mW 0x6:+128 mW 0x7:+160 mW 0xE:+384 mW [2] FOD1_OPEN_DET Enable/ Disable of the register setting. 0x0: Disable 0x1: Enable (make FOD pin OPEN to enable this) [1:0] Reserved	0x00	Я

FOD2 register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial Value	R/W
FOD2_SET	0x03	[7] FOD2_REG_EN 0x0 : If FOD2 pin is not OPEN, the setting of this register (bit[5:0]) is invalid. 0x1 : The setting of this register (bit[5:0]) is valid forcibly. [6] Reserved [5:0] FOD2 Setting of the FOD2 value. 0x01 : 1.054 times 0x02 : 1.062 times 0x09 : 1.118 times 0x03 : 1.070 times 0x04 : 1.126 times 0x04 : 1.078 times 0x05 : 1.086 times 0x06 : 1.142 times 0x06 : 1.094 times 0x07 : 1.150 times 0x07 : 1.150 times 0x07 : 1.152 times 0x06 : Reserved	0x07	R/W
FOD2_STATE	0x04	[7] FOD2_SHORT_DET Short detection of FOD2 pin. 0x0: not short 0x1: short [6:3] FOD2_ADC_VAL The set value based on the read value in A/D. 0xF when the read value in A/D was detected short. 0x0 when the read value in A/D was detected open. 0x01: 1.054 times 0x08: 1.110 times 0x02: 1.062 times 0x09: 1.118 times 0x03: 1.070 times 0x0A: 1.126 times 0x04: 1.078 times 0x0B: 1.134 times 0x05: 1.086 times 0x0C: 1.142 times 0x06: 1.094 times 0x0D: 1.150 times 0x07: 1.102 times 0x0E: 1.158 times [2] FOD2_OPEN_DET Enable/ Disable of the register setting. 0x0: Disable 0x1: Enable (make FOD2 pin OPEN to enable this) [1:0] Reserved	0x00	R

Depending on the situation, fine tuning of the FOD function and additional EPP setting can be done using the following register.

Register Name	Address	Bit[7:0]	Initial Value	R/W
FOD3_H	0x05	For the fine tuning of Received Power packet value.	0x25	R/W
FOD3_L	0x06	For the fine tuning of Received Power packet value.	0x55	R/W
RCOIL_SET	0x07	For the setting of resistance of coil.	0x05	R/W
IDET_DUMP _I	0x41	For the fine tuning of dump current used for calculating Received Power packet value.	0xC0	R/W
IDET_STATE	0x4C	For the monitor of load current.	0x01	R
DUMP_T	0x4E	For the fine tuning of dump current used for calculating Received Power packet value.	0x00	R/W
T_DP_OFFS ET_QI_1	0x51	For the fine tuning of target RECT voltage value.	0x00	R/W
T_DP_OFFS ET_QI_2	0x52	For the fine tuning of target RECT voltage value.	0x00	R/W
T_DP_I_THR D_QI	0x55	For the fine tuning of setting with regard to target RECT voltage.	0x00	R/W
CALIB_LL_D P_SET	0x5D	For the fine tuning of target RECT voltage value in EPP mode.	0x00	R/W
ADC_RECT_ H	0xC5	For the monitor of RECT voltage.	0x00	R
ADC_RECT_ L	0xC6	For the monitor of RECT voltage.	0x00	R

Regarding the detail of these register, Rohm support individually. Because the necessity and the setting value of register are different by the configuration of device such as smart phones.

#### 11. Q value setting

In the Qi standard for EPP it is a requirement for the RX to send FOD Status packet with the information of the Q value to the TX. Then the TX can perform foreign object detection (Foreign Object Detection). The Q value shown here is a Q value of the coil of the TX when RX is put on Test TX#MP1 as defined in the Qi standard. It is necessary to set it to the following Q value setting register (0x37, 0x3A).

Q value setting register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial Value	R/W
FOD_S_PCKT_EN	0x37	[7] Reserved [6] SEL_FOD_DATA_FUSE 0: Use the Set Q value in register 0x3A. 1: Restricted (in EPP mode) [5:1] Reserved [0] FOD_PCKT_EN 0: Restricted 1: Enable the sending of the Q value packet (FOD Status packet)	0x41	R/W
FOD_S_PCKT1_1	0x3A	<ul><li>[7:0] FOD_PCKT_B1</li><li>Q value sent as FOD Status packet.</li><li>A Q level does not have a unit.</li><li>For example, in the case of Q=1, set 0x01.</li></ul>	0x00	R/W

#### 12. Position Gap detection function during start-up

The RECT voltage at start-up is monitored, and it can detect the position gap of the RX coil in reference to the XY position on the TX coil. The threshold value (Vthpos) used for position gap detection can also be set through the POSSET setting register (0x24).

When the RECT voltage is lower than Vthpos, the interrupt signal can be generated at the INTB pin. By default, this function is disabled. The Position Gap Detection setting register need to be changed to enable this function in the situation that impressed the external power supply on the VCC pin. Detection of the position gap occurs about 30ms after the RX was put on the TX, RECT waked up, and VRECTUV was released. At that time, the interrupt signal would be generated at the INTB pin.

The initial value of Vthpos is the LDO Output Voltage setting value × 40%.

Vthpos is determined using the formula below. Vthpos = LDO output voltage setting value × set ratio in the register (Refer to section "13.OUTSET setting" for LDO Output Voltage setting.)




Figure 9. Detection of Position Gap

Position Setting (POSSET) register (For Qi and PMA)

Register Name	Address	Bit[7:0]			R/W
POS_GAP _LV_SET	0x24	[7:4] Reserved [3:0] POS_GAP_LV_SET Set the Vthpos voltage.  0x0: LDO Output Voltage setting ×40% 0x1: LDO Output Voltage setting ×45% 0x2: LDO Output Voltage setting ×50% 0x3: LDO Output Voltage setting ×55% 0x4: LDO Output Voltage setting ×60% 0x5: LDO Output Voltage setting ×65% 0x6: LDO Output Voltage setting ×70% 0x7: LDO Output Voltage setting ×70%	0x8 : LDO Output Voltage setting ×80% 0x9 : LDO Output Voltage setting ×85% 0xA : LDO Output Voltage setting ×90% 0xB : LDO Output Voltage setting ×95% 0xC : LDO Output Voltage setting ×100% 0xD : LDO Output Voltage setting ×105% 0xE : LDO Output Voltage setting ×110% 0xF : LDO Output Voltage setting ×115%	0x00	R/W

Please set an initial value into Reserved bits.


Position Gap Detection setting register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial Value	R/W
ALIGN_D ET_EN	0x21	[7:1] Reserved  [0] ALIGN_DET_EN_WAKEUP Position Gap Detection Function Enable (during start up) 0x0 : disable 0x1 : enable	0x00	R/W

#### 13. OUTPUT Voltage (OUTSET) setting

The Output voltage of the OUT pin could be set by the resistance connected to the OUTSET pin or the register setting, as shown below.

OUT Pin Output Voltage[V]	ROUTSET[kΩ]
OUTSET_SET register setting	OPEN or 470
5.0	75
5.3	56
7.0	43
8.0	36
9.0	30
10.0	24
EPT or NoCh	SHORT






Figure 10. OUTSET setting

If OUTSET pin is shorted to GND, there will be a setting error and BD57015GWL will send EPT (internal fault) in Qi mode. And BD57015GWL will send NoCh signal repeatedly, then the charging will not be started in PMA mode. If the bit [7] of this register is set to "1", or OUTSET pin is OPEN, the setting of register has priority regardless of the resistance connected to the OUTSET pin. The related states on OUTSET pin can be confirmed depending on the next register (0x09).

OUTSET setting register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial Value	R/W
OUTSET_SET	0x08	[7] OUTSET_REG_EN 0x0: The setting of the resistance has priority. 0x1: The setting of this register (bit[2:0]) has priority. [6:3] Reserved [2:0] OUTSET Set the LDO output voltage. 0x0: Restricted setting 0x4: 8.0V 0x1: 5.0V 0x5: 9.0V 0x2: 5.3V 0x6: 10.0V 0x3: 7.0V 0x7: 12.0V	0x01	R/W
OUTSET_STATE	0x09	OUTSET status  [7] OUTSET_SHORT_DET Short detection of the OUTSET pin. 0x0: not short 0x1: short  [6:4] OUTSET_ADC_VAL Set LDO output voltage on the read value of A/D 0x0 when the read value in A/D is outside the setting range.  0x0: 4.5V 0x1: 5.0V 0x5: 9.0V 0x2: 5.3V 0x6: 10.0V 0x3: 7.0V  0x7: 12.0V  [3] OUTSET_OPEN_DET Enable / Disable of the register setting 0x0: disable 0x1: enable (make the OUTSET pin OPEN to enable this)  [2:0] OUTSET_OUTPUT Actual LDO output voltage to be used 0x0: 4.5V 0x1: 5.0V 0x2: 5.3V 0x6: 10.0V 0x2: 5.3V 0x6: 10.0V 0x3: 7.0V 0x7: 12.0V	0x00	R

#### 14. NTC setting

Please connect the recommended NTC thermistor to the NTC pin when detecting abnormal temperature as described by the PMA standard. An EOC signal will be sent to the Transmitter in the PMA mode when the voltage on the NTC pin is higher than the threshold Vntc0 set in the NTC setting register (0x0C). The abnormal temperature detection in NTC is not available in Qi mode.

In addition to using the NTC thermistor, the EOC signal can also be sent by using the CTRL pin when temperature is monitored. Refer to section "7.External Control Input (EN1, EN2, and CTRL)" for the details. (Common to both PMA and Qi modes.)

The Vntc0 threshold can be defined in the following expressions.

$$Vntc0 = \frac{Vref_{ntc}}{Rntc} \times Rntc0$$
$$= \frac{25000^{(NOTE1)}[\Omega \times V]}{Rntc[\Omega]}$$

(NOTE1) precision includes variation of 21250 to 28750.




Figure 11. NTC setting

NTC setting register (Only for PMA)

Register Name	Address	Bit[7:0]	Initial Value	R/W
NTC_SET	0x0C	[7] Reserved [6] NTC_EN (PMA mode) NTC temperature detection function 0x0: NTC temperature detection function disabled 0x1: NTC temperature detection function enabled [5:4] Reserved [3:0] NTC_TH Vntc0 threshold setting for the abnormal temperature detection  0x0: more than 0.5 V 0x1: more than 0.6 V 0x2: more than 0.7 V 0x3: more than 0.7 V 0x3: more than 0.8 V 0x4: more than 0.9 V 0x4: more than 0.9 V 0x5: more than 1.0 V 0x6: more than 1.1 V 0x6: more than 1.1 V 0x7: more than 1.2 V 0x7: more than 2.0 V	0x44	R/W
NTC_STATE	0X0D	[7:1] Reserved [0] NTC_DET Abnormal temperature detection for NTC. 0x0 : Abnormal temperature undetected 0x1 : Abnormal temperature detected	0x00	R

Please set an initial value into Reserved bits.

Rohm recommends NTC thermistor NCP15WF104F03RC (MURATA Co., Ltd.).

Resistance value (25°C)	100kΩ
Resistance value (25°C)	±1%
tolerance	
B constant (25/50°C)	4250K
B constant (25/50°C)	±1%
tolerance	
B constant (25/85°C)(Typ)	4311K


#### 15. PAD\_DETECTION

The PAD\_DETECTION function can send a signal to the host when the RX is removed from the TX after charging has been completed. To use this function, connect the external power supply to the VCCPD, with a pull-up resistance to PD and connect to the VCCPD.

The host can detect when the PD signal changes from L to H to monitor if it was removed from the charger.

#### The flow to the detection

- 1. After end of charging, Rx receives Digital Ping or Analog Ping signal from Tx. (AC2 of figure below)
- 2. The Ping fully charges a capacitor connected to PD\_TIME pin to VCCPD. PD pin goes L.
- 3. If Rx is removed from Tx the pulse to AC2 is not generated, so the voltage on PD\_TIME pin falls. The PD pin will go H after a time dependent on the CR network.







Figure 12. PAD\_DETECTION

#### 16. Interrupt Control Block

The circuit for Interruption Generation is shown below.

This circuit detects the edge of the interrupt signal. An interrupt is sent on INTB pin depending on the events triggering the interrupt as set by the Interrupt Mask register. INTB is active L.



#### 16.1 Interrupt Control Register

The generation of interruption for each can be controlled by this register. If a bit is set to 1, the corresponding interrupt event will be enabled, if it is set to 0, it will be masked. The interrupt is masked by default.

Interrupt Control register 1 (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
INTEN1	0x10	[7:6] Reserved [5] INT_EN_PMA_EOC PMA EOC interrupt detection activation setting [4:2] Reserved [1] INT_EN_EPT_DET End Power Transfer interrupt detection activation setting [0] INT_EN_CHG_START_DET Charging start interrupt detection activation setting	0x00	R/W

Please set an initial value into Reserved bits.

Interrupt Control register 2 (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
INTEN2	0x11	<ul> <li>[7:2] Reserved</li> <li>[1] INT_EN_ERR_POSSET_CLR         Clear POSSET Error interrupt detection activation setting         (During start-up)</li> <li>[0] INT_EN_ERR_POSSET         POSSET Error interrupt detection activation setting         (During start-up)</li> </ul>	0x00	R/W

16.2 Interrupt Status Register

This register identifies the source of an interrupt. In order to clear the interrupt event, refer to section "16.3 Clear Interrupt Register".

Interrupt Status register 1 (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
INTSTAT1	0x12	<ul> <li>[7:6] Reserved</li> <li>[5] INT_PMA_EOC</li> <li>Interrupt due to PMA EOC</li> <li>[4:2] Reserved</li> <li>[1] INT_EPT_DET</li> <li>Interrupt due to End Power Transfer</li> <li>[0] INT_CHG_START_DET</li> <li>Interrupt due to Charging start</li> </ul>	0x00	R

Reserved bits read "0"

Interrupt Status register 2 (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
INTSTAT2	0x13	[7:2] Reserved [1] INT_ERR_POSSET_CLR Clear POSSET Error interrupt detection (During start-up) [0] INT_ERR_POSSET POSSET Error interrupt detection (During start-up)	0x00	R

Reserved bits read "0"

#### 16.3 Clear Interrupt Register

This register is used to clear any interrupt.

Each interrupt will be cleared by entering "1" to each bit.

Please re-enter "0" after resetting with "1", so the device can report the next interrupt.

Clear Interrupt register 1 (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
INTCLR1	0x14	[7:6] Reserved [5] INT_CLR_PMA_EOC Clear interrupt due to PMA EOC 0x0: no flag 0x1: clear interrupt flag [4:2] Reserved [1] INT_CLR_EPT_DET Clear interrupt due to End Power Transfer 0x0: no flag 0x1: clear interrupt flag [0] INT_CLR_CHG_START_DET Clear interrupt due to Charging start 0x0: no flag 0x1: clear interrupt flag	0x00	R/W

Please set an initial value into Reserved bits.

Clear Interrupt register 2 (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
INTCLR2	0x15	[7:2] Reserved [1] INT_CLR_ERR_POSSET_CLR Clear interrupt due to POSSET Error (During start-up) 0x0: no flag 0x1: clear interrupt flag [0] INT_CLR_ERR_POSSET Clear interrupt due to Charging Start (During start-up) 0x0: no flag 0x1: clear interrupt flag	0x00	R/W

#### 16.4 Forced Interrupt Generation Register.

This register can force generation of an interrupt caused by any of the events. Interrupt is generated by writing 1 in each bit. After writing 1, please always write 0. This function can be used for software debug checks.

Forced Interrupt Generation register 1 (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
INTFORCE1	0x1E	[7:6] Reserved [5] INT_FORCE15 0x0 : no flag 0x1 : force interrupt flag [4:2] Reserved [1] INT_FORCE11 0x0 : no flag 0x1 : force interrupt flag [0] INT_FORCE10 0x0 : no flag 0x1 : force interrupt flag	0x00	R/W

Please set an initial value into Reserved bits.

Forced Interrupt Generation register 2 (For Qi and PMA)

INTFORCE2	0x1F	[7:2] Reserved [1] INT_FORCE21 0x0 : no flag 0x1 : force interrupt flag [0] INT_FORCE20 0x0 : no flag 0x1 : force interrupt flag	0x00	R/W

#### 17. Received Power monitor register

This register is the value of Received Power Packet to TX or the value of the Received Power calculated internally by the BD57015GWL.

Received power monitor register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial value	R/W
RP16VAL_B0	0x16	[7:0] RP_VAL[15:8] Received Power Value (Upper 8bits)	0x00	R
RP16VAL_B1	0x17	[7:0] RP_VAL[7:0] Received Power Value (Lower 8bits)	0x00	R

During the Qi BPP mode, only 0x16 is used as Received Power Packet.

#### 18. Charge Frequency monitor register

It can monitor the Carrier Frequency from TX. However it may not correctly report the Carrier Frequency when the rectified voltage waveform is disturbed.

#### Calculation Method:

RP\_FREQ = 8192 ÷ ((Received Frequency value) ÷ 64) [kHz] (Calculate Received Frequency Value using Decimal number.)

Charge Frequency Monitor register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial value	R/W
RPFREQ_B0	0x18	[7:5] Reserved [4:0] RP_FREQ[12:8] Received Frequency Value (Upper 5bits)	0x00	R
RPFREQ_B1	0x19	[7:0] RP_FREQ[7:0] Received Frequency Value (Lower 8bits)	0x00	R

Reserved reads "0"

#### 19. Control Error Packet monitor register

In Qi mode, the received power can be controlled by sending the Control Error Packet (CE) from RX to TX. The value of the CE sent by RX is reported in this register.

CE Monitor register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial value	R/W
CE_VAL	0x1A	[7:0] CE_VAL[7:0] Control Error Packet Value	0x00	R

### 20. Signal Strength Packet monitor register

In Qi mode, the RX sends the Signal Strength packet to TX during start-up. This register can report the value by the RX.

SS Monitor register (Only for Qi)

	(0)	• /		
Register Name	Address	Bit[7:0]	Initial value	R/W
SS_VAL	0x1B	[7:0] SS_VAL[7:0] Signal Strength Packet Value	0x00	R

#### 21. GPIO

BD57015GWL is equipped with 3 GPIO pins. These are bidirectional and can be used either to monitor input or to output data. It is necessary to set the output mode in the GPIO I/O switching register before use.

#### 21.1 GPIO Input register

This register reports the input condition of GPIO. If the read value is 1, the input condition of each pin is high. If it is 0, the input condition is Low.

GPIO Input register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
GPODIN	0x70	[7:3] Reserved [2] GPIO3_DAT_IN GPIO3 pin input condition [1] GPIO2_DAT_IN GPIO2 pin input condition [0] GPIO1_DAT_IN GPIO1 pin input condition	xx	R

Reserved bits read "0"

#### 21.2 GPIO Output Register

This register sets the output condition of GPIO. When setting 1, the output of GPIO is H, and when setting 0, the output is L.

GPIO Output register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
GPODOUT	0x71	[7:3] Reserved  [2] GPIO3_DAT_OUT GPIO3 pin Output value setting 0x0: output L 0x1: output H  [1] GPIO2_DAT_OUT GPIO2 pin Output value setting 0x0: output L 0x1: output H  [0] GPIO1_DAT_OUT GPIO1 pin Output value setting 0x0: output L 0x1: output H	0x00	R/W

Please set an initial value into Reserved bits.

#### 21.3 GPIO I/O switching register

It can set the pin direction of GPIO. When setting 1, it will be in output mode, and when setting 0, it will be in the input mode. By default all GPIO are inputs.

GPIO I/O switching register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial Value	R/W
GPODIR	0x72	[7:3] Reserved  [2] GPIO3_DIR GPIO3 pin Input / Output setting 0x0 : input mode 0x1 : output mode [1] GPIO2_DIR GPIO2 pin Input / Output setting 0x0 : input mode 0x1 : output mode [0] GPIO1_DIR GPIO1_DIR GPIO1 pin Input / Output setting 0x0 : input mode 0x1 : output mode	0x00	R/W

#### 21.4 GPIO Pull Up/Down Resistance Control Register

This register controls whether the Pull up or Pull down resistances on the GPIO pins are connected or disconnected internally. When setting 1, it will connect the pull up or pull down resistance and when setting 0, it will disconnect pull up or pull down resistance.

GPIO Pull Up/Down Resistance Control register (For Qi and PMA)

Name Address Bit[7:0]	value	R/W
[7] Reserved [6] GPIO3_PD GPIO3 Pull down resistance setting 0x0: Disconnected 0x1: Connected [5] GPIO2_PD GPIO2_PUll down resistance setting 0x0: Disconnected 0x1: Connected [4] GPIO1_PD GPIO1_PUll down resistance setting 0x0: Disconnected 0x1: Connected [3] Reserved [2] GPIO3_PU GPIO3_PUll up resistance setting 0x0: Disconnected 0x1: Connected [1] GPIO2_PU GPIO2_PUll up resistance setting 0x0: Disconnected 0x1: Connected [0] GPIO1_PU GPIO1_PU GPIO1_PUll up resistance setting 0x0: Disconnected 0x1: Connected [0] GPIO1_PU GPIO1_PUll up resistance setting 0x0: Disconnected 0x1: Connected	0×70	R/W

Please set an initial value into Reserved bits.

#### 21.5 GPIO Function Selection register

This register sets the function of the GPIO. Always set 0 for normal use.

GPIO Function Selection register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
GPOFUNC	0x74	[7:3] Reserved  [2] GPIO3_FUNC_SEL GPIO3 pin function setting 0x0: output the value set with GPIO Output register(0x71) 0x1: output the internal monitor signal set with GPIO3 Internal Signal Monitor Selection register(0x77)  [1] GPIO2_FUNC_SEL GPIO2 pin function setting 0x0: output the value set with GPIO Output register(0x71) 0x1: output the internal monitor signal set with GPIO2 Internal Signal Monitor Selection register(0x76)  [0] GPIO1_FUNC_SEL GPIO1 pin function setting 0x0: output the value set with GPIO Output register(0x71) 0x1: output the internal monitor signal set with GPIO1 Internal Signal Monitor Selection register(0x75)	0x00	R/W

## 21.6 GPIO Internal Signal Monitor Selection Register Always set to 0 for normal use.

GPIO1 Internal Signal Monitor Selection register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
GPOSEL1	0x75	[7:6] Reserved [5:0] GPIO1_DAT_SEL GPIO1 Internal monitor selection	0x00	R/W

Please set an initial value into Reserved bits.

GPIO2 Internal Signal Monitor Selection register (For Qi and PMA)

Register Name	Address	Bit[7:0]		R/W
GPOSEL2	[7:6] Reserved		0x00	R/W

Please set an initial value into Reserved bits.

GPIO3 Internal Signal Monitor Selection register (For Qi and PMA)

	Register Name	Address	Bit[7:0]	Initial value	R/W
GPOSEL3 0x77 [5:0] GPIO3_DAT_SEL		0x77	• •	0x00	R/W

Please set an initial value into Reserved bits.

#### 22. REVISION Register

It contains the chip revision and the vendor ID of LSI. These bits are hardwired.

REVISION register (For Qi and PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
CHIP_IE	0x00	[7:4] CHIP_NO[3:0] Vendor ID [3:0] REV[3:0] Chip Revision	0x18	R

#### 23. Qi ID register

It contains the Manufacture Code and compliant version / device ID used in the Qi mode.

Qi Major version & Minor Version register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial value	R/W
RX_ID_B0	0xA0	[7:4] MAJOR_VER[3:0] Based on the Major Version of the Qi standard [3:0] MINOR_VER[3:0] Based on the Minor Version of the Qi standard	0x12	R

Qi Manufacture Code Register (Only for Qi)

Register Name	S I Address I Bitl/:01		Initial value	R/W
RX_ID_B1	_B1		0x00	R/W
I RX II) RY I (1947 I i i i		[7:0] MNFCT_CODE[7:0]  Manufacture Code (Identification packet B2)	0x27	R/W

The code of 0x0027 is the Manufacture Code assigned to ROHM by WPC.

Please do not set the code other than 0x0027.

Qi Device ID Register (Only for Qi)

Register Name	S I Andress I Bitl/:III		Initial value	R/W
RX_ID_B3	0xA3	[7] Reserved [6:0] DEVICE_ID[30:24] Device ID[30:24] (Identification packet B3)	XX	R/W
RX_ID_B4	0xA4	[7:0] DEVICE_ID[23:16] Device ID[23:16] (Identification packet B4)	XX	R
RX_ID_B5 0xA5		[7:0] DEVICE_ID[15:8]  Device ID[15:8] (Identification packet B5)	XX	R
RX_ID_B6	0xA6	[7:0] DEVICE_ID[7:0] Device ID[7:0] (Identification packet B6)	XX	R

Please set "0" to Reserved bits.

#### 24. PMA ID register

It contains the OUI and RX Serial Number specified by IEEE and used in PMA standard. The PMA Manufacture Code register and the PMA RX Model Number register will be enabled by setting bit0 of PMA ID Write Enable setting register to 1. In that case, the written value will be used as PMA ID.

PMA Manufacture Code register (Only for PMA)

Register Name	Address	Bit[7:0]		R/W
MAC_ID_3	MAC_ID_3		XX	R/W
MAC_ID_2	0x81	[7:0] MAC_EXT_ID[15:8] Serial Number [15:8]	XX	R/W
MAC_ID_1	[7:0] MAC EXT IDI7:01		XX	R/W

PMA RX Model Number register (Only for PMA)

Register Name	Address	Bit[7:0]	Initial value	R/W
MAC_OUI_3	0x83	[7:0] MAC_OUI[23:16] OUI [23:16]	XX	R/W
MAC_OUI_2	0x84	[7:0] MAC_OUI[15:8] OUI [15:8]	XX	R/W
MAC_OUI_1	0x85	[7:0] MAC_OUI[7:0] OUI [7:0]	XX	R/W

PMA ID Write Enable setting register (Only for PMA)

WINTED WITTE Enable setting register (Only for 1 Wint)								
	Register Name	Address	Bit[7:0]	Initial value	R/W			
	MAC_OUI_ID _EN	0x8F	[7:1] Reserved [0] MAC_OUI_EN Enable the register value of 0x80 to 0x85. 0x0 : Disable 0x01 : Enable	0x08	R/W			

Please set an initial value into Reserved bits.

### 25. QI CONFIG register

The parameter of FSK defined in Qi spec can be configured with the register below.

Qi CONFIG register (Only for Qi)

Register Name	Address	Bit[7:0]	Initial value	R/W
RX_CONF_B4	0xAB	[7:5] Reserved [4] NEG Request for proceeding to the Negotiation phase 0x0 : No request 0x1 : Request sent [3] FSK POL Polarity of FSK of Tx 0x0 : positive (frequency modulation to higher frequency) 0x1 : negative (frequency modulation to lower frequency) [2] Reserved [1:0] FSK_DEPTH Modulation depth of FSK of Tx 0x0 : Minimum depth 0x3 : Maximum depth	BPP mode 0x00 EPP Mode 0x1B	R/W

Please set an initial value into Reserved bits.

Initial value is selected automatically according to the mode set with Qi Power Mode setting register(0x0E:EPP\_MODE).

#### 26. Command Interface

#### 26.1 Command Interface

The BD57015GWL uses  $I^2C$  bus method to communicate with host CPU. Most registers of the BD57015GWL can be written in or read out. BD57015GWL has Slave Address of 0x44(7bit). A Select Address is necessary after a Slave Address for read or write action. The format of the  $I^2C$  bus method slave mode is shown below.

MSB	LSB MSB		SB LSB	LSB MSB		LSB MSB			LS	LSB		
S Slave	Address	Α	Select Address	Α	Data	1	4	Data		Α	Р	

#### S: Start Condition

Slave Address: Send a total of 8 bit data, put bit of the read mode (H") or write mode (L") after the slave address (7bit) that was set in the ADDR. (MSB first)

A: Add acknowledge bit in each byte in the acknowledged data sent/received.

If the data was sent/received correctly, this acknowledge bit will be "L".

If "H" was sent/received, it means that it didn't acknowledge the data.

Select Address: Use 1 byte to select the register address in BD57015GWL (MSB first)

Data: Byte data, Data sent/received (MSB first)

P: Stop Condition




Figure 14. Command Interface




Figure 15. Repeated Start Condition

#### 26.2 Data Format




Figure 16. Write Data Format




Figure 17. Read Data Format




Figure 18. Read Data from specified Select Address (1)




Figure 19. Read Data from specified Select Address (2)

## 26.3 Control Signal Specification Electric Specification/ Timing of bus line or I/O stage




Figure 20 Timing Chart

Table 8-1. SDA/SCL bus line feature (unless otherwise specified Ta=25°C, VCC=3.0V)

	Deventer	Cumple of	High Spe	ed Mode	Unit	
	Parameter	Symbol	Min	Max	Unit	
1	SCL Clock Frequency	$f_{SCL}$	0	400	kHz	
2	Bus free time between "Stop" condition and "Start" condition	t <sub>BUF</sub>	1.3	_	μs	
3	Hold Time (Re-transmit) "Start" condition. After this period, The first clock pulse is being generated.	t <sub>HDSTA</sub>	0.6	_	μs	
4	LOW condition holding time of SCL clock	$t_{LOW}$	1.3	_	μs	
5	HIGH condition holding time of SCL clock	t <sub>HIGH</sub>	0.6	_	μs	
6	Set-up time of Re-transmit "Start" condition	t <sub>SUSTA</sub>	0.6	_	μs	
7	Data hold time	t <sub>HDDAT</sub>	0 <sup>(NOTE 1)</sup>	_	μs	
8	Data set-up time	t <sub>SUDAT</sub>	100	_	ns	
9	Start-up time of SDA/SCL signal	$t_{R}$	20+0.1Cb	300	ns	
10	Fall time of SDA/SCL signal	t <sub>F</sub>	20+0.1Cb	300	ns	
11	Set-up time of "stop" condition	t <sub>susto</sub>	0.6	_	μs	
12	Load Capacity of each bus line	Cb	_	400	pF	

All the values written above are values that correspond to V<sub>IH min</sub>/V<sub>IL max</sub> level.

(NOTE 1) The transmitter internally provides the hold time in Minimum 300ns (in the  $V_{IH \ min \ of \ SCL \ signal)}$  for the SDA signal in order to exceed the unfixed area terminal when SCL stops.

## 27. Register Map

Name	Addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Init	R/W
CHIP_ID	00	CHIP_NO[3	CHIP_NO[2	CHIP_NO[1	CHIP_NO[0	REV[3]	REV[2]	REV[1]	REV[0]	18	R
FOD1_SET	01	FOD1_REG EN	FOD1_POL ARITY	Reserved	FOD1[4]	FOD1[3]	FOD1[2]	FOD1[1]	FOD1[0]	00	R/W
FOD1_STAT E	02	FOD1_SHO RT DET	FOD1_ADC VAL[3]	FOD1_ADC VAL[2]	FOD1_ADC _VAL[1]	FOD1_ADC _VAL[0]	FOD1_OPE N DET	Rese	erved	00	R
FOD2_SET	03	FOD2_REG EN	Reserved	FOD2[5]	FOD2[4]	FOD2[3]	FOD2[2]	FOD2[1]	FOD2[0]	07	R/W
FOD2_STAT E	04	FOD2_SHO RT_DET	FOD2_ADC VAL[3]	FOD2_ADC VAL[2]	FOD2_ADC _VAL[1]	FOD2_ADC VAL[0]	FOD2_OPE N DET	Rese	erved	00	R
FOD3_H	05	FOD3_H[7]	FOD3_H[6]	FOD3_H[5]	FOD3_H[4]	FOD3_H[3]	FOD3_H[2]	FOD3_H[1]	FOD3_H[0]	25	R/W
FOD3_L	06	FOD3_L[7]	FOD3_L[6]	FOD3_L[5]	FOD3_L[4]	FOD3_L[3]	FOD3_L[2]	FOD3_L[1]	FOD3_L[0]	55	R/W
RCOIL_SET	07		Rese	erved		RCOIL[3]	RCOIL[2]	RCOIL[1]	RCOIL[0]	05	R/W
OUTSET_SE T	08	OUTSET_R EG EN		Rese	erved		OUTSET[2]	OUTSET[1]	OUTSET[0]	01	R/W
OUTSET_ST ATE	09	OUTSET_S HORT_DET	OUTSET_A DC_VAL[2]	OUTSET_A DC_VAL[1]	OUTSET_A DC_VAL[0]	OUTSET_O PEN_DET	OUTSET_O UTPUT[2]	OUTSET_O UTPUT[1]	OUTSET_O UTPUT[0]	00	R
ILIM_SET	0A	ILIM_REG_ EN	Reserved	ILIM_SET_ VAL[5]	ILIM_SET_ VAL[4]	ILIM_SET_ VAL[3]	ILIM_SET_ VAL[2]	ILIM_SET_ VAL[1]	ILIM_SET_ VAL[0]	0F	R/W
ILIM_STATE	0B	ILIM_SHOR T DET	ILIM_ADC_ VAL[2]	ILIM_ADC_ VAL[1]	ILIM_ADC_ VAL[0]	ILIM_OPEN DET		Reserved		00	R
NTC_SET	0C	Reserved	NTC_EN		erved	NTC_TH[3]	NTC_TH[2]	NTC_TH[1]	NTC_TH[0]	44	R/W
NTC_STATE	0D				Reserved				ABNORMA L THRM DET	00	R
EPP_MODE	0E	EPP_MOD E_SET[7]	EPP_MOD E_SET[6]	EPP_MOD E_SET[5]	EPP_MOD E_SET[4]	EPP_MOD E_SET[3]	EPP_MOD E_SET[2]	EPP_MOD E_SET[1]	EPP_MOD E_SET[0]	10	R/W
MONI_MODE	0F				Reserved				EPP_MOD E	00	R
INTEN1	10	Rese	erved	INT_EN_P MA_EOC		Reserved		INT_EN_E PT_DET	INT_EN_C HG_START DET	00	R/W
INTEN2	11		Reserved					INT_EN_E RR_POSS ET_CLR	INT_EN_E RR_POSS ET	00	R/W
INTSTAT1	12	Rese	erved	INT_PMA_ EOC		Reserved		INT_EPT_D ET	INT_CHG_ START_DE T	00	R
INTSTAT2	13			Rese	erved			INT_ERR_ POSSET_C LR	INT_ERR_ POSSET	00	R
INTCLR1	14	Rese	erved	INT_CLR_P MA_EOC		Reserved		INT_CLR_E PT_DET	INT_CLR_ CHG_STAR T_DET	00	R/W
INTCLR2	15			Rese				INT_CLR_E RR_POSS ET_CLR	INT_CLR_E RR_POSS ET	00	R/W
RP16VAL_B0	16	RP_VAL[15	RP_VAL[14	RP_VAL[13]	RP_VAL[12 l	RP_VAL[11]	RP_VAL[10]	RP_VAL[9]	RP_VAL[8]	00	R
RP16VAL_B1	17	RP_VAL[7]	RP_VAL[6]	RP_VAL[5]	RP_VAL[4]	RP_VAL[3]	RP_VAL[2]	RP_VAL[1]	RP_VAL[0]	00	R
RPFREQ_B0	18		Reserved		RP_FREQ [12]	RP_FREQ [11]	RP_FREQ [10]	RP_FREQ[ 9]	RP_FREQ[ 8]	00	R
RPFREQ_B1	19	RP_FREQ[ 7]	RP_FREQ[ 6]	RP_FREQ[ 5]	RP_FREQ[ 4]	RP_FREQ[ 3]	RP_FREQ[ 2]	RP_FREQ[ 1]	RP_FREQ[ 0]	00	R
CE_VAL	1A	CE_VAL[7]	CE_VAL[6]	CE_VAL[5]	CE_VAL[4]	CE_VAL[3]	CE_VAL[2]	CE_VAL[1]	CE_VAL[0]	00	R
SS_VAL	1B	SS_VAL[7]	SS_VAL[6]	SS_VAL[5]	SS_VAL[4]	SS_VAL[3]	SS_VAL[2]	SS_VAL[1]	SS_VAL[0]	00	R
EPT_CODE	1C	EPT_CODE [7]	EPT_CODE [6]	EPT_CODE [5]	EPT_CODE [4]	EPT_CODE [3]	EPT_CODE [2]	EPT_CODE [1]	EPT_CODE [0]	FF	R
EOC_WR	1D	EOC_COD E[7]	EOC_ CODE[6]	EOC_ CODE[5]	EOC_COD E[4]	EOC_COD E[3]	EOC_COD E[2]	EOC_COD E[1]	EOC_COD E[0]	00	R
INT_FORCE 1	1E	Rese		INT_ FORCE15		Reserved		INT_ FORCE11	INT_ FORCE10	00	R/W
INT_FORCE 2	1F			Rese	erved			INT_ FORCE21	INT_ FORCE20	00	R/W
		111 144 11					wita in an ir				

Name	Addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Init	R/W
	20				Rese	erved				00	-
ALIGN_DET_ EN	21				Reserved				ALIGN_DE T_EN_WAK EUP	00	R/W
	22				Rese	erved				00	-
	23				Rese	erved				70	-
POS_GAP_L V SET	24		Rese	erved		POS_GAP_ LV SET[3]	POS_GAP_ LV SET[2]	POS_GAP_ LV SET[1]	POS_GAP_ LV SET[0]	00	R/W
V_SET	25				Rese	erved	LV_SET[2]	LV_SEI[I]	LV_SET[0]	00	_
	26					erved				00	-
	27				Rese	erved				00	-
	28				Res	erved				00	-
	29				Rese	erved				00	-
	2A				Rese	erved				00	-
	2B				Rese	erved				00	-
	2C					erved				0A	-
	2D					erved				02	-
	2E 2F					erved				0A 0A	-
	30					erved				0A 0A	-
	31					erved				0A	<u> </u>
	32					erved				00	-
	33					erved				00	-
	34				Rese	erved				00	-
	35				Rese	erved				00	-
	36				Res	erved				04	-
FOD_S_PCK T_EN	37	Reserved	SEL_FOD_ DATA_FUS E			Reserved			FOD_PCKT _EN	41	R/W
	38				Rese	erved				22	-
	39					erved				00	-
FOD_S_PCK T1_1	3A 3B	FOD_PCKT _B1[7]	FOD_PCKT _B1[6]	FOD_PCKT _B1[5]	FOD_PCKT _B1[4]	FOD_PCKT _B1[3] erved	FOD_PCKT _B1[2]	FOD_PCKT _B1[1]	FOD_PCKT _B1[0]	00	R/W
	3C					erved				00	-
	3D					erved				00	-
	3E					erved				00	-
	3F				Res	erved				00	-
	40				Rese	erved				00	-
IDET_DUMP	41	IDET_DUM P I[7]	IDET_DUM P I[6]	IDET_DUM P I[5]	IDET_DUM P I[4]	IDET_DUM P I[3]	IDET_DUM P_I[2]	IDET_DUM P I[1]	IDET_DUM P I[0]	C0	R/W
<u> </u>	42	(, ,	[0]	[0]		erved	:[-1		11.	00	-
	43				Rese	erved				00	-
	44				Rese	erved				80	-
	45				Rese	erved				00	-
	46					erved				FF	-
	47					erved				03	-
	48					erved				00	-
	49 4A					erved				01 0F	-
	4A 4B					erved				03	-
IDET_STATE	4C		Rese	erved	1/65	IDET_STAT E[3]	IDET_STAT E[2]	IDET_STAT E[1]	IDET_STAT E[0]	01	R
	4D				Rese	erved	<u> </u>	[1]	[o]	00	-
DUMP T	4E	DUMP_T	DUMP_T	DUMP_T	DUMP_T	DUMP_T	DUMP_T	DUMP_T	DUMP_T	00	R/W
DUMP_T		[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	- 00	

Name	Addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Init	R/W
	50				Rese	erved				00	-
T_DP_OFFS ET_QI_1	51	T_DP_OFF SET_QI_1[7 ]	T_DP_OFF SET_QI_1[6 ]	T_DP_OFF SET_QI_1[5 ]	T_DP_OFF SET_QI_1[4 1	T_DP_OFF SET_QI_1[3	T_DP_OFF SET_QI_1[2	T_DP_OFF SET_QI_1[1 l	T_DP_OFF SET_QI_1[0 l	00	R/W
T_DP_OFFS ET_QI_2	52	T_DP_OFF SET_QI_2[7 ]	T_DP_OFF SET_QI_2[6 ]	T_DP_OFF SET_QI_2[5 ]	T_DP_OFF SET_QI_2[4 ]	T_DP_OFF SET_QI_2[3 ]	T_DP_OFF SET_QI_2[2 ]	T_DP_OFF SET_QI_2[1 ]	T_DP_OFF SET_QI_2[0 ]	00	R/W
	53				Rese	erved		-		00	-
	54					erved				00	-
T_DP_I_TH RD_QI	55 56	Rese	erved	T_DP_I_TH RD_QI[5]	T_DP_I_TH RD_QI[4]	T_DP_I_TH RD_QI[3] erved	T_DP_I_TH RD_QI[2]	T_DP_I_TH RD_QI[1]	T_DP_I_TH RD_QI[0]	00	R/W
	57					erved				00	-
	58					erved				07	-
	59					erved				00	_
	5A					erved				00	-
	5B				Rese	erved				00	-
	5C					erved				00	-
CALIB_LL_D P_SET	5D	CALIB_LL_ DP_SET[7]	CALIB_LL_ DP_SET[6]	CALIB_LL_ DP_SET[5]	CALIB_LL_ DP_SET[4]	CALIB_LL_ DP_SET[3]	CALIB_LL_ DP_SET[2]	CALIB_LL_ DP_SET[1]	CALIB_LL_ DP_SET[0]	00	R/W
	5E					erved				00	-
	5F					erved				00	-
	60					erved				00	-
	61 62					erved erved				00	-
	63					erved				00	-
	64					erved				00	-
	65					erved				00	-
	66					erved				00	-
	67				Rese	erved				00	-
	68					erved				00	-
	69					erved				00	-
	6A					erved				00	-
	6B 6C					erved erved				00	-
	6D					erved				00	-
	6E					erved				00	-
	6F					erved				00	_
GPODIN	70			Reserved			GPIO3_DAT _IN	GPIO2_DAT _IN	GPIO1_DAT _IN	XX	R
GPODOUT	71			Reserved			GPIO3_DAT _OUT	GPIO2_DAT _OUT	GPIO1_DAT _OUT	00	R/W
GPODIR	72	Deer	CDIOS DD	Reserved	CDIO4 DD	Descript	GPIO3_DIR	GPIO2_DIR	GPIO1_DIR	00	R/W R/W
GPOPUL GPOFUNC	73 74	Reserved	GPIO3_PD	GPIO2_PD Reserved	GPIO1_PD	Reserved	GPIO3_PU GPIO3_FUN C SEL	GPIO2_PU GPIO2_FUN C_SEL	GPIO1_PU GPIO1_FU NC SEL	70 00	R/W
GPOSEL1	75	Rese	erved	GPIO1_DA T SEL[5]	GPIO1_DA T SEL[4]	GPIO1_DA T SEL[3]	GPIO1_DAT SEL[2]	GPIO1_DAT SEL[1]	GPIO1_DAT SEL[0]	00	R/W
GPOSEL2	76	Rese	Reserved   GPIO2 DA   GPIO2 DA   GPIO2 DA   GPIO2 DAT   GPIO2 DAT   GPIO2 DAT   GPIO2 DAT   T_SEL[5]   T_SEL[4]   T_SEL[3]   SEL[2]   SEL[1]   SEL[0]							00	R/W
GPOSEL3	77	Rese	erved	GPIO3_DA T_SEL[5]	GPIO3_DA T_SEL[4]	GPIO3_DA T_SEL[3]	GPIO3_DAT _SEL[2]	GPIO3_DAT _SEL[1]	GPIO3_DAT _SEL[0]	00	R/W
	78					erved				00	-
	79					erved				00	-
	7A 7B					erved				00	-
	7B 7C					erved erved				00	-
	7D					erved				00	-
	7E					erved				00	-
	7F					erved				00	-

Name	Addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Init	R/W
MAC_ID_3	80	MAC_EXT_	MAC_EXT_	MAC_EXT_	MAC_EXT_I D[20]	MAC_EXT_I D[19]	MAC_EXT_I D[18]	MAC_EXT_I	MAC_EXT_I D[16]	XX	R/W
MAC_ID_2	81	ID[23] MAC_EXT_	ID[22] MAC_EXT_	ID[21] MAC_EXT_	MAC_EXT_I	MAC_EXT_I	MAC_EXT_I	D[17] MAC_EXT_I	MAC_EXT_I	XX	R/W
MAC_ID_1	82	ID[15] MAC_EXT_	ID[14] MAC_EXT_	ID[13] MAC_EXT_	D[12] MAC_EXT_I	D[11] MAC_EXT_I	D[10] MAC_EXT_I	D[9] MAC_EXT_I	D[8] MAC_EXT_I	XX	R/W
MAC_OUI_3	83	ID[7] MAC_OUI	ID[6] MAC_OUI	ID[5] MAC_OUI	D[4] MAC_OUI	D[3] MAC_OUI	D[2] MAC_OUI	D[1] MAC_OUI	D[0] MAC_OUI	XX	R/W
		[23] MAC OUI	[22] MAC OUI	[21] MAC OUI	[20] MAC OUI	[19] MAC OUI	[18] MAC_OUI	[17]	[16]		-
MAC_OUI_2	84	[15] MAC_OUI[7	[14] MAC_OUI[6	[13] MAC_OUI[5	[12]	[11]	[10]	MAC_OUI[9]	MAC_OUI[8]	XX	R/W
MAC_OUI_1	85	]	]	]	MAC_OUI[4]	MAC_OUI[3]  MASK	MAC_OUI[2]	MAC_OUI[1]	MAC_OUI[0]	XX	R/W
EOC_MASK	86		Rese	erved		NOLOAD	MASK_FULL	Res	erved	0C	R/W
	87					erved				21	-
	88 89					erved				00	-
	8A					erved				00	-
	8B					erved				00	-
	8C				Rese	erved				6C	-
MODE_STAT US	8D	Reserved	PMA_MOD E	QI_MODE			Reserved			00	R
<b>3</b> 0	8E				Rese	erved				00	-
MAC_OUI_ID _EN	8F				Reserved				MAC_OUI_E N	08	R/W
	90				Rese	erved				XX	-
	91				Rese	erved				00	-
	92				Rese	erved				00	-
	93					erved				00	-
	94					erved				00	-
	95 96					erved				XX	-
	97					erved				00	_
	98					erved				00	-
	99				Rese	erved				00	-
	9A				Rese	erved				00	-
	9B				Rese	erved				00	-
	9C					erved				XX	-
	9D					erved				XX	-
	9E 9F					erved				XX	-
		MAJOR_VE	MAJOR_VE	MAJOR_VE	MAJOR_VE	MINOR_VE	MINOR_VE	MINOR_VE	MINOR_VE	^^	
RX_ID_B0	A0	R [3]	R [2]	R [1]	R [0]	R [3]	R [2]	R [1]	R [0]	12	R
RX_ID_B1	A1	MNFCT_C ODE[15]	MNFCT_C ODE[14]	MNFCT_C ODE[13]	MNFCT_CO DE[12]	MNFCT_CO DE[11]	MNFCT_CO DE[10]	MNFCT_CO DE[9]	MNFCT_CO DE[8]	00	R/W
RX_ID_B2	A2	MNFCT_C	MNFCT_C ODE[6]	MNFCT_C ODE[5]	MNFCT_CO DE[4]	MNFCT_CO DE[3]	MNFCT_CO DE[2]	MNFCT_CO DE[1]	MNFCT_CO DE[0]	27	R/W
RX_ID_B3	A3	ODE[7] Reserved	DEVICE_ID	XX	R/W						
RX_ID_B4	A4	DEVICE_ID	[30] DEVICE_ID	[29] DEVICE_ID	[28] DEVICE_ID	[27] DEVICE_ID	[26] DEVICE_ID	[25] DEVICE_ID	[24] DEVICE_ID		
		[23] DEVICE_ID	[22] DEVICE_ID	[21] DEVICE ID	[20] DEVICE ID	[19] DEVICE_ID	[18] DEVICE_ID	[17] DEVICE ID	[16] DEVICE_ID	XX	R
RX_ID_B5	A5	[15] DEVICE_ID	[14] DEVICE_ID	[13] DEVICE_ID	[12] DEVICE ID	[11] DEVICE_ID	[10] DEVICE_ID	[9] DEVICE_ID	[8] DEVICE_ID	XX	R
RX_ID_B6	A6	[7]	[6]	[5]	[4]	[3]	[2]	[1]	[0]	XX	R
	A7					erved				0A	-
	A8					erved				00	-
	A9 AA	Reserved Reserved							00	-	
RX_CONF_B 4	AB		Reserved		NEG	FSK_POL	Reserved	FSK_DEPT H[1]	FSK_DEPTH [0]	BPP: 00 EPP:	R/W
	AC				Rese	erved				1B 00	-
	AD	Reserved Reserved							18	-	
	AE					erved				00	-
	AF				Rese	erved				00	-

Name	Addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Init	R/W
	В0				Res	erved			•	00	-
	B1				Res	erved				00	-
	B2				Res	erved				00	-
	B3					erved				0A	-
	B4				Res	erved				00	-
	B5				Res	erved				00	-
	B6				Res	erved				00	-
	B7				Res	erved				00	-
	B8				Res	erved				00	-
	B9					erved				00	-
	BA				Res	erved				00	-
	BB				Res	erved				00	-
	BC				Res	erved				00	-
	BD				Res	erved				00	-
	BE				Res	erved				0F	-
	BF				Res	erved				FC	-
	C0				Res	erved				00	-
	C1				Res	erved				00	-
	C2				Res	erved				00	-
	C3				Res	erved				00	-
	C4				Res	erved				00	-
ADC_RECT_ H	C5			Rese	erved			ADC_RECT [9]	ADC_RECT [8]	00	R
ADC_RECT_ L	C6	ADC_RECT [7]	ADC_RECT [6]	ADC_RECT [5]	ADC_RECT [4]	ADC_RECT	ADC_RECT [2]	ADC_RECT	ADC_RECT	00	R
	C7	L, 1	[0]	[0]		erved	<u> </u>	1 [1]	1 101	00	-
	C8					erved				00	-
	C9					erved				00	-
	CA					erved				00	_
	CB					erved				00	_
	CC					erved				00	-
	CD					erved				00	_
	CE					erved				00	_
	CF					erved				00	-
	D0					erved				00	-
	D1					erved				00	-
	D2					erved				00	-
	D3					erved				00	-
	D4					erved				00	_
	D5					erved				00	<del>-</del>
	D6					erved				00	+ -
	D7					erved				00	-
	D8					erved				00	-
	D8					erved erved				00	-
	DA					erved erved				00	-
	DB					erved erved				00	-
	DC					erved erved				00	-
	DD					erved erved				05	1
											-
	DE					erved				C5	-
	DF				Res	erved				00	-

Name	Addr	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0	Init	R/W
	E0				Res	served				00	-
	E1				Res	served				00	-
	E2				Res	served				00	-
	E3				Res	served				00	-
	E4				Res	served				00	-
	E5				Res	served				00	-
	E6				Res	served				00	-
	E7				Res	served				00	-
	E8				Res	served				40	-
	E9				Res	served				87	-
	EA				Res	served				00	-
	EB				Res	served				00	-
	EC				Res	served				00	-
	ED				Res	served				00	-
	EE				Res	served				00	-
	EF				Res	served				00	-
	F0				Res	served				00	-
	F1				Res	served				00	-
	F2					served				00	-
	F3				Res	served				00	-
	F4				Res	served				00	-
	F5				Res	served				00	-
	F6				Res	served				00	-
	F7				Res	served				00	-
	F8					served				00	-
	F9					served				00	-
	FA				Res	served				00	-
	FB					served				00	-
	FC				Res	served				00	-
	FD				Res	served				00	-
	FE					served				00	-
	FF				Res	served				00	-

## 28. Application Circuit Example

## 28.1 Recommended Circuit Diagram




Figure 21. Representative Application Circuit Diagram

## 28.2 Parts List

Part Name	Informative Value	Unit	Informative Part	Maker
LRX	8.0	μH	760 308 102 207	WURTH ELEKTRONIK Co.,Ltd
CS1	0.1	μF	GRM Series	MURATA Co.,Ltd.
CS2	0.082	μF	GRM Series	MURATA Co.,Ltd.
CS3	0.082	μF	GRM Series	MURATA Co.,Ltd.
CP1	2200	pF	GRM Series	MURATA Co.,Ltd.
CP2	820	pF	GRM Series	MURATA Co.,Ltd.
CP3	-	pF	GRM Series	MURATA Co.,Ltd.
CBOOT1, CBOOT2	0.01	μF	GRM Series	MURATA Co.,Ltd.
CCOM1, CCOM2	0.047	μF	GRM Series	MURATA Co.,Ltd.
CCOM3, CCOM4	0.01	μF	GRM Series	MURATA Co.,Ltd.
CCLAMP1, CCLAMP2	0.1	μF	GRM Series	MURATA Co.,Ltd.
CRECT1	10	μF	GRM Series	MURATA Co.,Ltd.
CRECT2	10	μF	GRM Series	MURATA Co.,Ltd.
CRECT3	10	μF	GRM Series	MURATA Co.,Ltd.
COUT1	2.2	μF	GRM Series	MURATA Co.,Ltd.
RRGATE	3.9	Ω	MCR10 Series	ROHM Co.,Ltd.
NMOS0	-	-	RTF025N03	ROHM Co.,Ltd.
NMOS1, NMOS2	_	-	RTF025N03	ROHM Co.,Ltd.

#### 29. Operation Sequence

#### 29.1 PMA Operation Sequence

The Operation Sequence in the PMA Mode is shown below.




Figure 22. PMA Operation Sequence

#### 29.2.1 Qi Operation Sequence

The Operation Sequence in the Qi Mode is shown below.




Figure 23. Qi Operation Sequence

## 29.2.2 Qi EPP Configuration setting (Informative)

The following setup is necessary to operate BD57015GWL in the Qi EPP mode. (ILIMSET, FOD, FOD2 and OUTSET pins open)

## 29.2.2.1 Block Diagram




Figure 24. Connection of MicroController and BD57015GWL

## 29.2.2.2 Connection between MicroController and BD57015GWL

MicroController side	BD57015GWL side
GPIOA (IN)	PI (OUT) (Power Indicator : Polling)
GPIOB (IN)	PG (OUT) (Power Good : Polling)
VDD	VDD
GPIOC (IN)	GPIO1 (OUT) (In Qi mode : IDET015 : polling)
GPIOD (IN)	GPIO3 (OUT) (In Qi mode: inversion signal of PG: polling)
SCL (OUT)	SCL (IN)
SDA (I/O)	SDA (I/O)




Figure 25. Qi EPP setting flow

- ① After RECT starts to rise and the Power-On Reset of the microcontroller (around 13 ms<sup>(NOTE1)</sup>)
  Within 33 ms from BD57015GWL to the start of SS, set Register "1" of 29.2.2.4 Register setting
- ② If PI=L is detected, set Register "2" of 29.2.2.4.
- ③ If PG=L is detected, set Register "3" of 29.2.2.4.

= Power Transfer

④ If PI=L is detected, after that 10 s, set Register "4" of 29.2.2.4.

(NOTE1) The timing of Power-On Reset is different depend on microcontroller.

13 ms shown here is an informative value when the microcontroller is ML610Q112 (LAPIS Semiconductor Co.,Ltd.).
(NOTE2) The meanings of SS, ID, Conf, Nego, Calib,and PT are as follows.

SS = Signal Strength

ID = Identification

Conf = Configuration

Nego = Negotiation

Calib = Calibration

#### 29.2.2.4 Register setting for EPP

```
Register "1" setting
0x0E = 0x11; EPP_MODE
                                    Set EPP
                                    (CAUTION: Write it before the other registers)
0x01 = 0x85 ; FOD1_SET
                                    Adjust the Received Power (NOTE1) (NOTE2)
                                    Adjust the Received Power (NOTE1) (NOTE2)
0x03 = 0x83; FOD2 SET
                                    Adjust the Received Power (NOTE1) (NOTE2)
0x05 = 0x25; FOD3_H
                                    Adjust the Received Power (NOTE1) (NOTE2)
0x06 = 0x55; FOD3 L
                                    Adjust the Received Power (NOTE1) (NOTE2)
0x07 = 0x05; RCOIL SET
                                    Set the Output Voltage of the LDO to 5V (Informative value). (NOTE1) (NOTE2)
0x08 = 0x01; OUTSET_SET
0x0A = 0x93 ; ILIM_SET
0x37 = 0x01 ; FOD_S_PCKT_EN
0x3A = 0x37 ; FOD_S_PCKT1_1
                                    Set the threshold of the overcurrent protection to 1200mA. (Informative value)
                                    Execute the output setting of the Q value packet...
                                    Set the Q value. (NOTE1)
                                    Adjust the Received Power (NOTE1) (NOTE2)
0x41 = 0xC0; IDET DUMP I
0x51 = 0x00 ;T_DP_OFFSET_QI_1 Adjust the Received Power (NOTE1) (NOTE2)
0x52 = 0x00 ;T_DP_OFFSET_QI_2 Adjust the Received Power (NOTE1) (NOTE2)
0x5D = 0xE4; CALIB_LL_DP_SET Adjust the Received Power (NOTE1) (NOTE2)
0x72 = 0x07; GPIODIR
                                    Set the GPIO1,3 of BD57015GWL.
0x73 = 0x70; GPIOPUL
                                    Set the GPIO1,3 of BD57015GWL.
0x74 = 0x05; GPOFUNC
                                    Set the GPIO1,3 of BD57015GWL.
0x75 = 0x00; GPO DAT SEL1
                                    Set the GPIO1 of BD57015GWL.
0x77 = 0x2F; GPIO_DAT_SEL3
                                    Set the GPIO3 of BD57015GWL.
                                    (In 0x2F and Qi mode, set it to output the inversion signal of PG.)
0xAB = 0x13; RX_CONF_B4
                                    Set the Polarity of FSK.
Register "2" setting
                                    Set the Ouput Voltage of the LDO to 10V (Informative value). (NOTE1) (NOTE3)
0x08 = 0x86; OUTSET_SET
                                    Set to Light Load during Calibration of the EPP mode. (NOTE1) (NOTE3)
0x01 = 0x8C; FOD1 SET
                                    Set to Light Load during Calibration of the EPP mode. (NOTE1) (NOTE3)
0x05 = 0xE5; FOD3_H
0x0E = 0x01; EPP_MODE
                                    Set FPP
                                    Set to Light Load during Calibration of the EPP mode. (NOTE1) (NOTE3)
0x41 = 0xF0; IDET_DUMP
0x75 = 0x03; GPIO_DAT_SEL1
                                    Set the GPIO1 of BD57015GWL.
                                    (In 0x03 and Qi mode, set it to output IDET015.)
Register "3" setting (Only for PI=L and PG=L)
                                    Adjust Received Power (NOTE1) (NOTE3)
0x01 = 0x92; FOD1_SET
                                    Adjust Received Power (NOTE1) (NOTE3)
0x03 = 0x85 ; FOD2_SET
                                    Adjust Received Power (NOTE1) (NOTE3)
0x06 = 0x59; FOD3_L
0x51 = 0x80 ;T DP OFFSET QI 1 Adjust Received Power (NOTE1) (NOTE3)
0x52 = 0x28 ;T_DP_OFFSET_QI_2 Adjust Received Power (NOTE1) (NOTE3)
Register "4" setting (Only for PI=L and PG=L)
0x51 = 0x00 ;T_DP_OFFSET_QI_1 Adjust Received Power (NOTE1)
0x52 = 0x00 ;T_DP_OFFSET_QI_2 Adjust Received Power (NOTE1)
(NOTE1) The most suitable values to write in every set are different. The value is an example.
(NOTE2) Please write in the set point in the BPP mode.
(NOTE3) Please write in the set point in the EPP mode.
```

## 30. Access Sequence for Serial Interface

The relationship between VCC, RSTB and Serial Interface are described below.

Please set "H" to RSTB ~10us after rise of VCC.




Figure 26. Serial Interface access sequence 1

Please allow ~10 µs or more rise time of VCC when RSTB pin is set to OPEN.




Figure 27. Serial Interface access sequence 2

## 31. Characteristic data (Informative)

This section shows the characteristic data using WÜRTH 760 308 102 207 coil.

## 31.1 **Qi mode**

## 31.1.1 Startup waveform




Figure 28. EPP mode: OUT=10V, TX=ROHM BD57020MWV (MP A1)




Figure 29. BPP mode: OUT=5V, TX=ROHM BD57021MWV (LP A11)

## 31.1.2 Load step




Figure 30. EPP mode: OUT=10V, 0A to 1A, TX=ROHM BD57020MWV (MP A1)




Figure 31. EPP mode: OUT=10V, 1A to 0A, TX=ROHM BD57020MWV (MP A1)




Figure 32. BPP mode: OUT=5V, 0A to 1A, TX=ROHM BD57021MWV (LP A11)




Figure 33. BPP mode: OUT=5V, 1A to 0A, TX=ROHM BD57021MWV (LP A11)

## 31.1.3 Received Power





Figure 34. Ploss vs Output Power BPP mode: OUT=5V

(Measurement condition)
TX = AVID FOD Reference Board
Rx side thickness = 1.3mm (Acrylic board)
Coil position = Center
Battery on Rx = None

## 31.1.4 VRECT, VOUT with respect to IOUT






Figure 35. VRECT, VOUT vs IOUT EPP mode: OUT=10V

(Measurement condition)

TX = ROHM BD57020MWV (MP A1)

RX side thickness = 1.3mm (Acrylic board)

Coil position = Center

Battery on Rx = None

Figure 36. VRECT, VOUT vs IOUT BPP mode: OUT=5V

(Measurement condition)


TX = ROHM BD57021MWV (LP A11)

RX side thickness = 1.3mm (Acrylic board)

Coil position = Center

Battery on Rx = None

## 31.1.5 System Efficiency Performance






Figure 37(a). Efficiency vs IOUT using MP A1 EPP mode

Figure 37(b). Efficiency vs IOUT using LP A11 BPP mode




Figure 38. Measurement circuit

## 31.1.6 System Thermal Performance




Figure 39. Temperature measured by Thermal Imager FLIR-E49001 EPP mode: OUT=10V, 1A

#### 31.1.7 Completion of Negotiation and LDO output




Figure 40. PI pin and OUT pin behavior

"PI" pin turns "L" after the Negotiation phase.

"PG" pin turns "L" after OUT enable.

## 31.1.8 End Power Transfer

#### 31.1.8.1 Charge Complete (0x01)

"EN1" pin is changed from "L" to "H" to send this EPT.




Figure 41. EN1 pin behavior




Figure 42. Log File :EPT: Charge Complete

## 31.1.8.2 Over Temperature (0x03)

"CTRL" pin is changed from "L" to "H" to send this EPT.




Figure 43. CTRL pin behavior





Figure 44. Log File :EPT: Over Temperature

#### 31.1.8.3 Unknown (0x00)

"ADDET" pin is changed from 0V to 5V to send this EPT.



© Log Window Sniffer Events ▼ X


© 272] Control Error 2.0%@160000Hz
[274] Control Error 2.0%@160000Hz
[275] Control Error 2.0%@160000Hz
[276] Control Error 2.0%@160000Hz
[277] Reservedt 0x31 0x04 0x66 0x49 0x1A
[278] Control Error 2.0%@160000Hz
[279] Control Error 2.0%@160000Hz
[281] Control Error 1.0%@160000Hz
[282] Control Error 1.0%@160000Hz
[283] Control Error 1.0%@160000Hz
[283] Control Error 1.0%@160000Hz
[284] Control Error 2.0%@160000Hz
[285] Control Error 2.0%@160000Hz
[285] Control Error 2.0%@160000Hz
[286] Control Error 2.0%@160000Hz
[287] Control Error 2.0%@160000Hz
[289] Control Error 1.0%@160000Hz
[290] Control Error 1.0%@160000Hz
[291] Control Error 1.0%@160000Hz
[293] Control Error 1.0%@160000Hz
[294] Control Error 2.0%@160000Hz
[295] Control Error 2.0%@160000Hz
[295] Control Error 2.0%@160000Hz
[295] Field Lost Loss of transmitter power field
[302] Stop Acquisition: Acquisition stopped at

Figure 45. ADDET pin behavior

Figure 46. Log File :EPT: Unknown

#### 31.1.8.4 Internal Fault (0x02)

"OUTSET", "ILIMSET", "FOD", or "FOD2" pin is shorted to GND to send this EPT.







Figure 47. OUTSET, ILIMSET, FOD, or FOD2 pin behavior Figure 48. Log File :EPT: Internal Fault

## 31.1.9 OUT Voltage vs Temp







Figure 49. VOUT=10V [V] vs Temperature. [°C]


Figure 50. VOUT=5V [V] vs Temperature. [°C]

**32.** Instructions in the wireless power supply system

When developing a product for the Qi / PMA certification, a compliance test for each standard is required for every product. When a compliance test is PASSED it does not guarantee all potential products will pass.

## Input/ Output Equivalence Circuit






## Thermal/Heat loss

(UCSP50L4C Package)

Please allow a sufficient margin by taking into account the permissible power dissipation (Pd) in actual operating conditions.



\* 54mm x 62mm x 1.6mm Glass Epoxy Board

Figure 51. Power Dissipation Curve (Pd-Ta Curve)

Datasheet

#### **Operation Notes**

#### 1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply pins.

#### 2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

#### 3. Ground Voltage

Ensure that no pins are at a voltage below that of the ground pin at any time, even during transient condition. However only for AC1, AC2, COM1, COM2, CLAMP1, and CLAMP2 pins these pins is inapplicable.

## 4. Ground Wiring Pattern

When using both small-signal and large-current ground traces, the two ground traces should be routed separately but connected to a single ground at the reference point of the application board to avoid fluctuations in the small-signal ground caused by large currents. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

#### 5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

### 6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

#### 7. Inrush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

## 8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

## 9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

Datasheet

## **Operational Notes - continued**

## 10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

#### 11. Unused Input Pins

Input pins of an IC are often connected to the gate of a MOS transistor. The gate has extremely high impedance and extremely low capacitance. If left unconnected, the electric field from the outside can easily charge it. The small charge acquired in this way is enough to produce a significant effect on the conduction through the transistor and cause unexpected operation of the IC. So unless otherwise specified, unused input pins should be connected to the power supply or ground line.

#### 12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When GND > Pin A and GND > Pin B, the P-N junction operates as a parasitic diode.

When GND > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the GND voltage to an input pin (and thus to the P substrate) should be avoided.




Figure 52. Example of monolithic IC structure

## 13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

#### 14. Area of Safe Operation (ASO)

Operate the IC such that the output voltage, output current, and power dissipation are all within the Area of Safe Operation (ASO).

## **Operational Notes - continued**

## 15. Thermal Shutdown Circuit(TSD)

This IC has a built-in thermal shutdown circuit that prevents heat damage to the IC. Normal operation should always be within the IC's power dissipation rating. If however the rating is exceeded for a continued period, the junction temperature (Tj) will rise which will activate the TSD circuit that will turn OFF all output pins. The IC should be powered down and turned ON again to resume normal operation because the TSD circuit keeps the outputs at the OFF state even if the TJ falls below the TSD threshold.

Note that the TSD circuit operates in a situation that exceeds the absolute maximum ratings and therefore, under no circumstances, should the TSD circuit be used in a set design or for any purpose other than protecting the IC from heat damage.


#### 16. Over Current Protection Circuit (OCP)

This IC incorporates an integrated overcurrent protection circuit that is activated when the load is shorted. This protection circuit is effective in preventing damage due to sudden and unexpected incidents. However, the IC should not be used in applications characterized by continuous operation or transitioning of the protection circuit.


#### 17. Disturbance light

In a device where a portion of silicon is exposed to light such as in a WL-CSP, IC characteristics may be affected due to photoelectric effect. For this reason, it is recommended to come up with countermeasures that will prevent the chip from being exposed to light.


## **Ordering Information**





## **Marking Diagram**



## Package Name








(UNIT:mm)

## < Tape and Reel Information >

Tape	Embossed carrier tape
Quantity	2,500pcs
Direction of feed	E2
	The direction is the pin 1 of product is at the upper left when you hold reel on the left hand and you pull out the tape on the right hand



## **Revision History**

Date	Revision.	Page	Modification Content
30.Mar.2016	001	-	New Release
		1,7,9,10, 19,29,34, 38,41, 46 to 49, 51 to 54	The terms "Low Power" and "Medium Power" have been replaced in the current Qi specification by the terms "BPP(Baseline Power Profile)" and "EPP(Extended Power Profile)".  In addition the registor name of address 0x0E have been changed from "MID MODE" to "EPP MODE".
		3	Regarding the Conditions of "OUT Terminal Output Voltage 1" for LDO Block, VOUT value have been corrected "7.0V" from "5.0V".
6.Mar.2017	002	14	If ILIMSET pin is shorted to GND, BD57015GWL send NoCh signal repeatedly, then the charging is not started in PMA mode.
0	002	15	If FOD and FOD2 pin is shorted to GND, BD57015GWL send NoCh signal repeatedly, then the charging is not started in PMA mode.
		18	Update of the description of register for FOD function and additional EPP setting.
		21	If OUTSET pin is shorted to GND, BD57015GWL send NoCh signal repeatedly, then the charging is not started in PMA mode.
		-	Correction of typo.

## **Notice**

#### **Precaution on using ROHM Products**

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JÁPAN	USA	EU	CHINA
CLASSⅢ	CL A CC III	CLASS II b	CL ACCIII
CLASSIV	CLASSⅢ	CLASSⅢ	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

#### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

#### **Precaution for Product Label**

A two-dimensional barcode printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

#### Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PGA-E Rev.003

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this doc ument is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

**Notice – WE** © 2015 ROHM Co., Ltd. All rights reserved. Rev.001



# BD57015GWL - Web Page

**Distribution Inventory** 

Part Number	BD57015GWL
Package	UCSP50L4C
Unit Quantity	2500
Minimum Package Quantity	2500
Packing Type	Taping
Constitution Materials List	inquiry
RoHS	Yes