

## FEATURES

**Digital gyroscope system, ±1200°/sec measurement range**

**In-run bias stability, ~6°/hour**

~11°/hour over temperature: -40°C to +85°C

**Autonomous operation and data collection**

**No external configuration commands required**

**Start-up time: 181 ms**

**Sleep mode recovery: 4.7 ms**

**Factory calibrated sensitivity and bias**

**Calibration temperature range: -40°C to +85°C**

**Single serial peripheral interface, SPI compatible**

**Wide bandwidth: 335 Hz**

**Embedded temperature sensor**

**Programmable operation and control**

**Automatic and manual bias correction controls**

**Digital filters: Bartlett FIR, average/decimation**

**Internal sample rate: up to 2048 SPS**

**Digital I/O: data ready, alarm indicator, general-purpose**

**Alarms for condition monitoring**

**Sleep mode for power management**

**Enable input sync operation**

**Single-supply operation: 4.85 V to 5.15 V**

**2000 g shock survivability**

**Operating temperature range: -40°C to +105°C**

## APPLICATIONS

Precision instrumentation

Platform stabilization and control

Industrial vehicle navigation

Downhole instrumentation

Robotics

## GENERAL DESCRIPTION

The **ADIS16133** *iSensor*® is a high performance, digital gyroscope sensing system that operates autonomously and requires no user configuration to produce accurate rate sensing data. Key performance advantages include low noise density, wide bandwidth, low variation over temperature, and excellent in-run bias stability, all of which directly influence critical end performance goals for platform stabilization, navigation, robotics, and medical instrumentation systems.

This sensor system combines industry leading *iMEMS*® technology with signal conditioning that optimizes dynamic performance. The factory calibration characterizes the entire sensor signal chain for sensitivity and bias over a temperature range of -40°C to +85°C. As a result, each **ADIS16133** has its own unique correction formulas to produce accurate measurements upon installation. For some systems, the factory calibration eliminates the need for system level calibration and greatly simplifies it for others.

The **ADIS16133** samples data at rates of up to 2048 SPS and offers an averaging/decimation filter structure for optimizing noise/bandwidth trade-offs. The serial peripheral interface (SPI) and user register structure provide easy access to configuration controls and calibrated sensor data for embedded processor platforms.

The 36 mm × 44 mm × 14 mm package provides four holes for simple mechanical attachment. Use M2 (or 2-56 standard size) machine screws along with a standard 24-pin, dual row, 1 mm pitch connector to support electrical attachment to a printed circuit board (PCB) or cable system. The **ADIS16133** provides an operating temperature range of -40°C to +105°C.

## FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. D

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2010–2014 Analog Devices, Inc. All rights reserved.  
[Technical Support](#) [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1	Calibration.....	12
Applications.....	1	Alarms.....	13
General Description .....	1	System Controls.....	14
Functional Block Diagram .....	1	Global Commands .....	14
Revision History .....	2	Memory Management .....	14
Specifications.....	3	General-Purpose Input/Output.....	14
Timing Specifications .....	4	Self-Test .....	15
Absolute Maximum Ratings.....	5	Power Management .....	15
ESD Caution.....	5	Status .....	15
Pin Configuration and Function Descriptions.....	6	Product Identification.....	16
Typical Performance Characteristics .....	7	Applications Information.....	17
Basic Operation.....	8	Breakout Board.....	17
Reading Sensor Data .....	8	Installation Tips.....	18
Output Data Registers.....	9	Outline Dimensions.....	19
Device Configuration .....	9	Ordering Guide .....	19
User Registers.....	10		
Digital Processing Configuration.....	11		

## REVISION HISTORY

### 2/14—Rev. C to Rev. D

Change to Features Section .....	1
Changed Conversion Rate Parameter to Sample Rate Parameter, Table 1.....	3
Change to Pin 2, Table 5 .....	6
Change to Table 18 .....	11

### 10/13—Rev. B to Rev. C

Deleted Self-Test Change in Output Response Parameter, Table 1 .....	3
Replaced ADIS16133/PCBZ Breakout Board Section with Breakout Board Section .....	17
Deleted Legacy Design Section, Figure 23, and Figure 24; Renumbered Sequentially.....	17
Changes to Ordering Guide .....	19

### 2/13—Rev. A to Rev. B

Changes to Specifications Section and Table 1 .....	3
Change to Table 4 .....	5
Changes to Table 31 .....	15

### 5/12—Rev. 0 to Rev. A

Added 0x0C to 0x0F and 0x2A to 0x31 Addresses to Table 14..	10
Changes to Alarm Example Section .....	13
Added ADIS16133/PCBZ Breakout Board Section and Legacy Design Section .....	17

### 9/10—Revision 0: Initial Version

## SPECIFICATIONS

$T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5.0\text{ V}$ , angular rate =  $0^\circ/\text{sec}$ , dynamic range =  $\pm 1200^\circ/\text{sec} \pm 1\text{ g}$ , unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
<b>GYROSCOPES</b>					
Dynamic Range		$\pm 1200$	$\pm 1400$		$^\circ/\text{sec}$
Initial Sensitivity	GYRO_OUT register only	0.0495	0.05	0.0505	$^\circ/\text{sec}/\text{LSB}$
Repeatability <sup>1</sup>	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$			$\pm 1$	%
Sensitivity Temperature Coefficient	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		$\pm 16$		ppm/ $^\circ\text{C}$
Nonlinearity	Best fit straight line		$\pm 0.008$		% of $f_s$
Bias Repeatability <sup>1, 2</sup>	$-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$ , $1\sigma$		$\pm 1$		$^\circ/\text{sec}$
In-Run Bias Stability	$+25^\circ\text{C}$ , SMPL_PRD = 0x001F		0.0017		$^\circ/\text{sec}$
Angular Random Walk	$1\sigma$ , $+25^\circ\text{C}$		0.75		$^\circ/\sqrt{\text{hr}}$
Linear Acceleration Effect on Bias	$1\sigma$		0.03		$^\circ/\text{sec}/\text{g}$
Bias Voltage Sensitivity	VCC = 4.85 V to 5.15 V		0.02		$^\circ/\text{sec}/\text{V}$
Output Noise	SMPL_PRD = 0x001F		0.27		$^\circ/\text{sec rms}$
Rate Noise Density	$f = 25\text{ Hz}$ , SMPL_PRD = 0x001F		0.0122		$^\circ/\text{sec}/\sqrt{\text{Hz rms}}$
Bandwidth	-3 dB		335		Hz
Sensor Resonant Frequency			14.5		kHz
<b>LOGIC INPUTS<sup>3</sup></b>					
Input High Voltage, $V_{IH}$		2.0			V
Input Low Voltage, $V_{IL}$				0.8	V
Logic 1 Input Current, $I_{IH}$	$V_{IH} = 3.3\text{ V}$		$\pm 0.2$	$\pm 1$	$\mu\text{A}$
Logic 0 Input Current, $I_{IL}$	$V_{IL} = 0\text{ V}$				$\mu\text{A}$
All Pins Except $\overline{\text{RST}}$			40	60	$\mu\text{A}$
$\overline{\text{RST}}$ Pin			80		$\mu\text{A}$
Input Capacitance, $C_{IN}$			10		pF
<b>DIGITAL OUTPUTS<sup>3</sup></b>					
Output High Voltage, $V_{OH}$	$I_{SOURCE} = 1.6\text{ mA}$	2.4			V
Output Low Voltage, $V_{OL}$	$I_{SINK} = 1.6\text{ mA}$			0.4	V
<b>FLASH MEMORY</b>					
Data Retention <sup>4</sup>	Endurance <sup>4</sup>	10,000			Cycles
	$T_J = 85^\circ\text{C}$	20			Years
<b>FUNCTIONAL TIMES<sup>5</sup></b>					
Power-On Start-Up Time	Time until data is available		181		ms
Reset Recovery Time			71		ms
Sleep Mode Recovery Time			4.7		ms
Flash Memory Self-Test	SMPL_PRD = 0x000F		16		ms
Automatic Sensor Self-Test Time	SMPL_PRD = 0x000F		46		ms
<b>SAMPLE RATE</b>					
Internal Sample Rate Accuracy	SMPL_PRD = 0x001F			$\pm 3$	%
Input Sync Clock Range	SMPL_PRD = 0x0000	680 <sup>6</sup>		2048	Hz
<b>POWER SUPPLY</b>					
Power Supply Current	Operating voltage range, VCC	4.85	5.0	5.15	V
	SMPL_PRD = 0x001F		88		mA
	Sleep mode		1.4		mA

<sup>1</sup> The Repeatability specifications represent analytical projections, which are based off of the following drift contributions and conditions: temperature hysteresis ( $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ), electronics drift (High-Temperature Operating Life test:  $+85^\circ\text{C}$ , 500 hours), drift from temperature cycling (JESD22, Method A104-C, Method N, 500 cycles,  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$ ), rate random walk (10 year projection), and broadband noise.

<sup>2</sup> Bias repeatability describes a long-term behavior, over a variety of conditions. Short-term repeatability is related to the in-run bias stability and noise density specifications.

<sup>3</sup> The digital I/O signals are driven by an internal 3.3 V supply, and the inputs are 5 V tolerant.

<sup>4</sup> JEDEC Standard 22, Method A117. Endurance measured at  $-40^\circ\text{C}$ ,  $+25^\circ\text{C}$ ,  $+85^\circ\text{C}$ , and  $+125^\circ\text{C}$ .

<sup>5</sup> These times do not include thermal settling and internal filter response times, which may affect overall accuracy.

<sup>6</sup> The sync input clock can function below the specified minimum value, but at reduced performance levels.

**TIMING SPECIFICATIONS**

T<sub>A</sub> = 25°C, VCC = 5 V, unless otherwise noted.

Table 2.

Parameter	Description	Normal Mode			Unit
		Min <sup>1</sup>	Typ	Max	
f <sub>SCLK</sub>	Serial clock	0.01		2.0	MHz
t <sub>STALL</sub>	Stall period between data	9			μs
t <sub>READRATE</sub>	Read rate	25			μs
t <sub>CS</sub>	Chip select to clock edge	48.8			ns
t <sub>DAV</sub>	DOUT valid after SCLK edge			25	ns
t <sub>DSU</sub>	DIN setup time before SCLK rising edge	24.4			ns
t <sub>DHD</sub>	DIN hold time after SCLK rising edge	48.8			ns
t <sub>SCLKR</sub> , t <sub>SCLKF</sub>	SCLK rise/fall times		5	12.5	ns
t <sub>DR</sub> , t <sub>DF</sub>	DOUT rise/fall times		5	12.5	ns
t <sub>SFS</sub>	CS high after SCLK edge	0			ns
t <sub>1</sub>	Input sync positive pulse width	5			μs
t <sub>x</sub>	Input sync low time	100			μs
t <sub>2</sub>	Input sync to data ready output		360		μs
t <sub>3</sub>	Input sync period	488			μs

<sup>1</sup> Guaranteed by design and characterization but not tested in production.

**Timing Diagrams**




Figure 2. SPI Timing and Sequence




Figure 3. Stall Time and Data Rate




Figure 4. Input Clock Timing Diagram

## ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Acceleration	
Any Axis, Unpowered	2000 g
Any Axis, Powered	2000 g
VCC to GND	-0.3 V to +7.0 V
Digital Input Voltage to GND	-0.3 V to +5.3 V
Digital Output Voltage to GND	-0.3 V to VCC + 0.3 V
Operating Temperature Range	-40°C to +105°C
Storage Temperature Range	-65°C to +125°C <sup>1,2</sup>

<sup>1</sup> Extended exposure to temperatures outside the specified temperature range of -40°C to +105°C can adversely affect the accuracy of the factory calibration. For best accuracy, store the parts within the specified operating range of -40°C to +105°C.

<sup>2</sup> Although the device is capable of withstanding short-term exposure to 150°C, long-term exposure threatens internal mechanical integrity.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 4. Package Characteristics


Package Type	$\theta_{JA}$	$\theta_{JC}$	Device Weight
24-Lead Module (ML-24-3)	15.7°C/W	1.48°C/W	31 g

### ESD CAUTION



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- NOTES**
1. PINS ARE NOT VISIBLE FROM THIS VIEW. THE PIN ASSIGNMENTS SHOWN REPRESENT THE MATING CONNECTOR ASSIGNMENTS.
  2. USE SAMTEC CLM-112-02 OR EQUIVALENT.

Figure 5. Mating Connector Pin Assignments




Figure 6. Axial Orientation (Bottom Side Facing Up)

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
2	CLKIN	I	Clock Input.
3	SCLK	I	SPI Serial Clock.
4	DOUT	O	SPI Data Output. This pin clocks the output on the falling edge of SCLK.
5	DIN	I	SPI Data Input. This pin clocks the input on the rising edge of SCLK.
6	$\overline{CS}$	I	SPI Chip Select.
7	DIO1	I/O	Configurable Digital Input/Output.
8	$\overline{RST}$	I	Reset.
9	DIO2	I/O	Configurable Digital Input/Output.
10, 11, 12	VCC	S	Power Supply.
13, 14, 15	GND	S	Power Ground.
1, 16 to 24	DNC	N/A	Do Not Connect.

<sup>1</sup> I is input, O is output, I/O is input/output, S is supply, and N/A is not applicable.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Gyroscope Allan Variance, +25°C




Figure 9. Bias vs. Temperature, 0.1°C/Minimum Ramp Rate, Autonull at 25°C, SMPL\_PRD = 0x001F, and DEC\_RATE = 0x0010




Figure 8. Allan Variance, 0°C to 50°C, 1°C/Minimum Ramp Rate

## BASIC OPERATION

The ADIS16133 is an autonomous system that requires no user initialization. As soon as it has a valid power supply, it initializes and starts sampling, processing, and loading sensor data into the output registers. DIO1 pulses high after each sample cycle concludes. The SPI interface enables simple integration with many embedded processor platforms, as shown in Figure 10 (electrical connection diagram) and listed in Table 6 (processor pin names and functions).




Figure 10. Electrical Connection Diagram

Table 6. Generic Master Processor Pin Names and Functions

Pin Name	Function
SS	Slave select
IRQ	Interrupt request
MOSI	Master output, slave input
MISO	Master input, slave output
SCLK	Serial clock

The ADIS16133 SPI interface supports full duplex serial communication (simultaneous transmit and receive) and uses the sequences shown in Figure 13 for DIN/DOUT bit coding. Table 7 provides a list of the most common settings that require attention to initialize a processor serial port for the ADIS16133 SPI interface.

Table 7. Generic Master Processor SPI Settings

Processor Setting	Description
Master	ADIS16133 operates as a slave
SCLK Rate $\leq 2$ MHz	Maximum serial clock rate
SPI Mode 3	CPOL = 1 (polarity), CPHA = 1 (phase)
MSB-First Mode	Bit sequence
16-Bit Mode	Shift register/data length

## READING SENSOR DATA

A single register read requires two 16-bit SPI cycles. The first cycle requests the contents of a register using the bit assignments in Figure 13. The register contents follow on DOUT during the second sequence. Figure 11 includes three single register reads in succession. In this example, the process begins with DIN = 0x0600 to request the contents of the GYRO\_OUT register, followed by 0x0400 to request the contents of the GYRO\_OUT2 register, and then 0x0200 to request the contents of the TEMP\_OUT register. Full duplex operation enables processors to use the same 16-bit SPI cycle to read data from DOUT while requesting the next set of data on DIN. Figure 12 provides an example of the four SPI signals when reading GYRO\_OUT in a repeating pattern. Note that DOUT starts to represent GYRO\_OUT during the second 16-bit SPI cycle.




Figure 11. SPI Read Example





Figure 12. SPI Read Example, Second 16-Bit Sequence



NOTES

1. DOUT BITS ARE PRODUCED ONLY WHEN THE PREVIOUS 16-BIT DIN SEQUENCE STARTS WITH  $\bar{R}/W = 0$ .
2. WHEN CS IS HIGH, DOUT IS IN A THREE-STATE, HIGH IMPEDANCE MODE, WHICH ALLOWS MULTIFUNCTIONAL USE OF THE LINE FOR OTHER DEVICES.

Figure 13. SPI Communication Bit Sequence



**OUTPUT DATA REGISTERS**

**Table 8. Output Data Register Formats**

Register	Address	Measurement
TEMP_OUT	0x02	Internal temperature
GYRO_OUT2	0x04	Gyroscope, lower 16 bits
GYRO_OUT	0x06	Gyroscope, upper 16 bits

**Rotation Rate (Gyroscope)**

GYRO\_OUT is the primary register for gyroscope output data and uses 16-bit twos complement format for its data. Table 9 provides the numerical format for GYRO\_OUT, and Table 10 provides several examples for converting digital data into °/sec.

**Table 9. GYRO\_OUT Bit Descriptions**

Bits	Description
[15:0]	Gyroscope data; twos complement, 0.05°/sec per LSB (typical), 0°/sec = 0x0000


**Table 10. GYRO\_OUT, Twos Complement Format**

Rotation Rate	Decimal	Hex	Binary
+1200°/sec	+24,000	0x5DC0	0101 1101 1100 0000
+0.1°/sec	+2	0x0002	0000 0000 0000 0010
+0.05°/sec	+1	0x0001	0000 0000 0000 0001
0°/sec	0	0x0000	0000 0000 0000 0000
-0.05°/sec	-1	0xFFFF	1111 1111 1111 1111
-0.1°/sec	-2	0xFFFE	1111 1111 1111 1110
-1200°/sec	-24,000	0xA240	1010 0010 0100 0000

The GYRO\_OUT2 register (see Table 11) captures the bit growth associated with the decimation filter shown in Figure 18, using an MSB justified format. The bit growth starts with the MSB (GYRO\_OUT2, Bit 15) equal to the decimation rate setting in the DEC\_RATE register, Bits[4:0] (see Table 18), and grows in the LSB direction as the decimation rate increases. See Figure 14 for more details.

**Table 11. GYRO\_OUT2 Bit Descriptions**

Bits	Description
[15:0]	Rotation rate data; resolution enhancement bits



$$\text{BIT WEIGHT} = \frac{0.0125}{2^D} \frac{\text{°/sec}}{\text{LSB}} \quad \text{LSB} = \text{GYRO\_OUT2}[16 - D]$$

Figure 14. Gyroscope Output Format, DEC\_RATE[4:0] > 0

**Internal Temperature**

The TEMP\_OUT register (see Table 12) provides an internal temperature measurement that can be useful for observing relative temperature changes in the environment. Table 13 provides several coding examples for converting the 16-bit twos complement number into units for temperature (°C).

**Table 12. TEMP\_OUT Bit Descriptions**

Bits	Description
[15:0]	Temperature data; twos complement, 0.0058°C per LSB (typical), 0°C = 0x0000

**Table 13. Temperature, Twos Complement Format**

Temperature	Decimal	Hex	Binary
+105°C	+18,103	0x46B7	0100 0110 1011 0111
+0.0116°C	+2	0x0002	0000 0000 0000 0010
+0.0058°C	+1	0x0001	0000 0000 0000 0001
0°C	0	0x0000	0000 0000 0000 0000
-0.0058°C	-1	0xFFFF	1111 1111 1111 1111
-0.0116°C	-2	0xFFFE	1111 1111 1111 1110
-40°C	-6897	0xE50F	1110 0101 0000 1111

**DEVICE CONFIGURATION**

The registers listed in Table 14 provide a variety of user configuration options. The SPI provides access to these registers, one byte at a time, using the bit assignments shown in Figure 13. Each register has 16 bits, where Bits[7:0] represent the lower address and Bits[15:8] represent the upper address. Figure 15 provides an example of writing 0x03 to Address 0x22, which is the lower byte of the SMPL\_PRD register (see Table 16 and Figure 18 for more information on the SMPL\_PRD register).




Figure 15. SPI Sequence for Setting the Decimate Rate to 8 (DIN = 0xA203)

**Dual Memory Structure**

Writing configuration data to a control register updates its SRAM contents, which are volatile. After optimizing each relevant control register setting in a system, set GLOB\_CMD[3] = 1 (DIN = 0xA808) to back up these settings in the nonvolatile flash memory. The flash back up process requires a valid power supply level for the entire 72 ms process time. Table 14 provides a user register memory map that includes a column of flash backup information. A “yes” in this column indicates that a register has a mirror location in flash and, when backed up properly, automatically restores itself during startup or after a reset. Figure 16 provides a diagram of the dual memory structure used to manage operation and store critical user settings.




Figure 16. SRAM and Flash Memory Diagram

## USER REGISTERS

Table 14. User Register Memory Map

Name	R/W <sup>1, 2</sup>	Flash Backup <sup>2</sup>	Address <sup>3</sup>	Default <sup>2</sup>	Register Description	Bit Function <sup>2</sup>
FLASH_CNT	R	Yes	0x00	N/A	Flash memory write count	Table 30
TEMP_OUT	R	No	0x02	N/A	Output, temperature (internal)	Table 12
GYRO_OUT2	R	No	0x04	N/A	Output, gyroscope, lower 16 bits	Table 11
GYRO_OUT	R	No	0x06	N/A	Output, gyroscope, upper 16 bits	Table 9
GYRO_OFF2	R/W	Yes	0x08	0x0000	Gyroscope bias correction, lower 16 bits	Table 21
GYRO_OFF	R/W	Yes	0x0A	0x0000	Gyroscope bias correction, upper 16 bits	Table 20
Reserved	N/A	N/A	0x0C to 0x0F	N/A	Reserved	
ALM_MAG1	R/W	Yes	0x10	0x0000	Alarm 1 trigger setting	Table 23
ALM_MAG2	R/W	Yes	0x12	0x0000	Alarm 2 trigger setting	Table 24
ALM_SMPL1	R/W	Yes	0x14	0x0000	Alarm 1 sample period	Table 25
ALM_SMPL2	R/W	Yes	0x16	0x0000	Alarm 2 sample period	Table 25
ALM_CTRL	R/W	Yes	0x18	0x0000	Alarm configuration	Table 26
GPIO_CTRL	R/W	Yes	0x1A	0x0000	General-purpose I/O control	Table 32
MSC_CTRL	R/W	Yes	0x1C	0x0006	Miscellaneous control: data ready, self-test	Table 31
SMPL_PRD	R/W	Yes	0x1E	0x001F	Internal sample period (rate) control	Table 16
AVG_CNT	R/W	Yes	0x20	0x0000	Digital filter control	Table 17
DEC_RATE	R/W	Yes	0x22	0x0000	Decimation rate setting	Table 18
SLP_CTRL	W	Yes	0x24	0x0000	Sleep mode control	Table 33
DIAG_STAT	R	No	0x26	0x0000	System status	Table 34
GLOB_CMD	W	No	0x28	0x0000	System command	Table 29
Reserved	N/A	N/A	0x2A to 0x31	N/A	Reserved	N/A
LOT_ID1	R	Yes	0x32	N/A	Lot Identification Code 1	Table 36
LOT_ID2	R	Yes	0x34	N/A	Lot Identification Code 2	Table 36
LOT_ID3	R	Yes	0x36	N/A	Lot Identification Code 3	Table 36
PROD_ID	R	Yes	0x38	0x3F05	Product ID, binary number for 16,133	Table 35
SERIAL_NUM	R	Yes	0x3A	N/A	Serial number	Table 37

<sup>1</sup> R means read, W means write.

<sup>2</sup> N/A means not applicable.

<sup>3</sup> Each register contains two bytes. The Address column in this table lists the address of the lower byte only; add 1 to it to calculate the address of the upper byte.

## DIGITAL PROCESSING CONFIGURATION

Figure 18 provides a block diagram for the sampling and digital filter stages inside the ADIS16133. Table 15 provides a summary of digital processing registers for sample rate and filter control.

Table 15. Digital Processing Registers

Register Name	Address	Description
SMPL_PRD	0x1E	Sample rate control
AVG_CNT	0x20	Digital filtering and range control
DEC_RATE	0x22	Decimation rate setting

### Internal Sample Rate

The SMPL\_PRD register in Table 16 provides a programmable control for the internal sample rate. Use the following formula to calculate the decimal number for the code to write into this register:

$$SMPL\_PRD = \frac{32,768}{f_s} - 1; f_s \leq 2048 \text{ SPS}$$

The factory default setting for SMPL\_PRD sets the internal sample rate to a rate of 1024 SPS; the minimum setting for the SMPL\_PRD register is 0x000F, which results in an internal sample rate of 2048 SPS.

Table 16. SMPL\_PRD Bit Descriptions

Bits	Description (Default = 0x001F)
[15:0]	Clock setting bits; sets $f_s$ in Figure 18

### Input Clock Configuration

Set SMPL\_PRD = 0x0000 (DIN = 0x9F00, then DIN = 0x9E00) to disable the internal clock and enable CLKIN as a clock input pin.

### Digital Filtering

The AVG\_CNT register (see Table 17) provides user controls for the low-pass filter. This filter contains two cascaded averaging filters that provide a Bartlett window FIR filter response (see Figure 17). For example, set AVG\_CNT[7:0] = 0x04 (DIN = 0xA004) to set each stage to 16 taps. When used with the default sample rate of 1024 SPS, this establishes a -3 dB bandwidth of approximately 20 Hz for this filter.




Figure 17. Bartlett Window FIR Filter Frequency Response (Phase Delay = N Samples)

Table 17. AVG\_CNT Bit Descriptions

Bits	Description (Default = 0x0000)
[15:3]	Don't care
[2:0]	Binary; B variable in Figure 18; maximum setting = 110 (binary) = 6 (decimal)

### Averaging/Decimation Filter

The DEC\_RATE register (see Table 18) provides user control for the final filter stage (see Figure 18), which averages and decimates the output data. For systems that value lower sample rates, this filter stage provides an opportunity to lower the sample rate while maintaining optimal bias stability performance. The -3 dB bandwidth of this filter stage is approximately one half the output data rate. For example, set DEC\_RATE[7:0] = 0x04 (DIN = 0xA204) to reduce the sample rate by a factor of 16. When the factory default 1024 SPS sample rate is used, this decimation setting reduces the output data rate to 64 SPS and the sensor bandwidth to approximately 31 Hz.

Table 18. DEC\_RATE Bit Descriptions

Bits	Description (Default = 0x0000)
[15:5]	Don't care
[4:0]	Binary; D variable in Figure 18; maximum setting = 10000 (binary) = 16 (decimal)




Figure 18. Sampling and Frequency Response Block Diagram

## CALIBRATION

The ADIS16133 factory calibration produces correction formulas for the gyroscope and programs them into the flash memory. Table 19 contains a list of user control registers that provide opportunity for user optimization after installation. Figure 19 illustrates the summing function of the sensor's offset correction register.

**Table 19. Registers for User Calibration**

Register	Address	Description
GYRO_OFF2	0x08	Gyro bias correction, lower 16 bits
GYRO_OFF	0x0A	Gyro bias correction, upper 16 bits
GLOB_CMD	0x28	Bias correction command




Figure 19. Gyroscope Bias Calibration User Controls

The factory calibration addresses initial and temperature dependent bias errors in the gyroscopes, but some environmental conditions, such as temperature cycling and mechanical stress on the package, can cause bias shifts in MEMS gyroscope structures. For systems that value absolute bias accuracy, there are two options for optimizing absolute bias accuracy: autonull and manual correction.

### Automatic Bias Correction

Set GLOB\_CMD[0] = 1 (DIN = 0xA801) to start the automatic bias correction (ABC) function, which uses the following internal sequence to calibrate each gyroscope for bias error:

1. Wait for a complete output data cycle to complete, which includes the entire average and decimation time in the DEC\_RATE register.
2. Read the output registers of the gyroscope.
3. Multiply the measurement by -1 to change its polarity.
4. Write the final value into the offset registers.
5. Update the flash memory.

The Allan variance curve shown in Figure 7 provides a trade-off between bias accuracy and averaging time. The DEC\_RATE

register provides a user control for averaging time when using the ABC function. Set DEC\_RATE[7:0] = 0x10 (DIN = 0xA210), which sets the decimation rate to 65,536 ( $2^{16}$ ) and provides an averaging time of 64 seconds ( $65,536 \div 1024$  SPS) for this function. Then, set GLOB\_CMD[0] = 1 (DIN = 0xA801), and keep the platform stable for at least 65 seconds while the gyroscope bias data accumulates.

After this completes, the ADIS16133 automatically updates the flash memory. The SPI interface is inactive during the entire time it takes the ABC function to complete. The only way to interrupt the ABC function is to remove power or initiate a hardware reset using the RST pin. When using DEC\_RATE = 0x0010, the  $1\sigma$  accuracy for this correction is approximately 0.0025°/sec for the gyroscope correction factor. For further optimization, use the manual bias correction function, with a 100 sec average for the bias estimate. See Table 29 for more information on the GLOB\_CMD register.

### Manual Bias Correction

The GYRO\_OFF and GYRO\_OFF2 registers (see Table 20 and Table 21) provide a bias adjustment function for the output of each sensor. GYRO\_OFF uses the same format as GYRO\_OUT, and GYRO\_OFF2 uses the same format as GYRO\_OUT2.

**Table 20. GYRO\_OFF Bit Descriptions**

Bits	Description (Default = 0x0000)
[15:0]	Gyroscope offset correction; twos complement, 0.05°/sec per LSB, 0x0000 = 0°/sec

**Table 21. GYRO\_OFF2 Bit Descriptions**

Bits	Description (Default = 0x0000)
[15:0]	Gyroscope offset correction, finer resolution; uses the same format as GYRO_OUT2 (see Table 11)

### Restoring Factory Calibration

Set GLOB\_CMD[1] = 1 (DIN = 0xA802) to execute the factory calibration restore function. The restore function resets each user calibration register to 0x0000, resets all sensor data to 0, and automatically updates the flash memory within 72 ms. See Table 29 for more information on GLOB\_CMD.

## ALARMS

The alarm function provides monitoring for two independent conditions. Table 22 contains a list of registers that provide configuration and control inputs for the alarm function.

**Table 22. Registers for Alarm Configuration**

Register	Address	Description
ALM_MAG1	0x10	Alarm 1 trigger setting
ALM_MAG2	0x12	Alarm 2 trigger setting
ALM_SMPL1	0x14	Alarm 1 sample period
ALM_SMPL2	0x16	Alarm 2 sample period
ALM_CTRL	0x18	Alarm configuration

The ALM\_CTRL register (see Table 26) provides data source selection (Bits[15:8]), rate-of-change enable (Bits[7:6]), trigger polarity (Bits[5:4]), data source filtering (Bit 3), and an alarm indicator signal (Bits[2:0]).

### Static Alarm Use

Set the rate-of-change bits (ALM\_CTRL[7:6]) equal to zero for static alarm use, which compares the data source selection (ALM\_CTRL[15:8]) with the values in the ALM\_MAGx registers in Table 23 and Table 24. The data format in these registers matches the format of the data selection in ALM\_CTRL[15:8]. ALM\_CTRL[5:4] provide polarity settings. See Table 27 for a static alarm configuration example.

**Table 23. ALM\_MAG1 Bit Descriptions**

Bits	Description (Default = 0x0000)
[15:0]	Trigger setting; matches format of the ALM_CTRL[11:8] selection

**Table 24. ALM\_MAG2 Bit Descriptions**

Bits	Description (Default = 0x0000)
[15:0]	Trigger setting; matches format of the ALM_CTRL[15:12] selection

### Dynamic Alarm Use

Set the rate-of-change bits (ALM\_CTRL[7:6]) equal to 1 to enable the dynamic alarm mode, which monitors the data selection for a rate-of-change comparison. The rate of change is represented by the magnitude in the ALM\_MAGx registers over the time represented by the number of samples setting in the ALM\_SMPLx register (see Table 25). See Table 27 for a dynamic alarm configuration example.

**Table 25. ALM\_SMPL1, ALM\_SMPL2 Bit Descriptions**

Bits	Description (Default = 0x0000)
[15:8]	Not used
[7:0]	Binary, number of samples (both 0x00 and 0x01 = 1)

### Alarm Reporting

DIAG\_STAT[9:8] provide error flags that indicate an alarm condition. ALM\_CTRL[2:0] provide controls for a hardware indicator using DIO1 or DIO2.

**Table 26. ALM\_CTRL Bit Descriptions**

Bits	Description (Default = 0x0000)
[15:12]	Alarm 2 data source selection 0000 = disable 0001 = GYRO_OUT (does not include GYRO_OUT2) 0010 = TEMP_OUT 0011 = DIAG_STAT
[11:8]	Alarm 1 data source selection (same as Alarm 2)
[7]	Rate-of-change enable for Alarm 2 (1 = dynamic/rate of change, 0 = static level)
[6]	Rate-of-change enable for Alarm 1 (1 = dynamic/rate of change, 0 = static level)
[5]	Trigger polarity for Alarm 2 (1 specifies >ALM_MAG2, 0 specifies <ALM_MAG2)
[4]	Trigger polarity for Alarm 1 (1 specifies >ALM_MAG1, 0 specifies <ALM_MAG1)
[3]	Comparison data filter setting <sup>1</sup> (1 = Bartlett filter, 0 = no filtering)
[2]	Alarm output enable (1 = enabled, 0 = disabled)
[1]	Alarm output polarity (1 = active high, 0 = active low)
[0]	Alarm output line select (1 = DIO2, 0 = DIO1)

<sup>1</sup> Filtering applies to GYRO\_OUT only.

### Alarm Example

Table 27 offers an example that configures Alarm 1 to trigger when filtered GYRO\_OUT data drops below 200°/sec and Alarm 2 to trigger when filtered GYRO\_OUT data changes by more than 200°/sec over a 100 ms period, or 2000°/sec<sup>2</sup>. The filter setting helps reduce false triggers from noise and refine the accuracy of the trigger points. The ALM\_SMPL2 setting of 102 samples provides a comparison period that is 99.6 ms for an internal sample rate of 1024 SPS. There is no need to program ALM\_SMPL1 because Alarm 1 is a static alarm in this example.

**Table 27. Alarm Configuration Example 1**

DIN	Description
0x9911	ALM_CTRL = 0x11AF
0x98AF	Alarm 2: dynamic; $\Delta$ -GYRO_OUT ( $\Delta$ -time, ALM_SMPL2) > ALM_MAG2 Alarm 1: static; GYRO_OUT < ALM_MAG1 Set alarms to track filtered data DIO2 = output indicator, positive polarity
0x930F	ALM_MAG2 = 0x0FA0, (200°/sec)
0x92A0	
0x910F	ALM_MAG1 = 0x0FA0, (200°/sec)
0x90A0	
0x9666	ALM_SMPL2[7:0] = 0x66 (102 samples)

## SYSTEM CONTROLS

The ADIS16133 provides a number of system level controls for managing its operation using the registers listed in Table 28.

Table 28. System Tool Registers

Register Name	Address	Description
FLASH_CNT	0x00	Flash write cycle counter
GPIO_CTRL	0x1A	General-purpose I/O control
MSC_CTRL	0x1C	Self-test, calibration, data ready
SLP_CTRL	0x24	Sleep mode control
DIAG_STAT	0x26	Error flags
GLOB_CMD	0x28	Single command functions
LOT_ID1	0x32	Lot Identification Code 1
LOT_ID2	0x34	Lot Identification Code 2
LOT_ID3	0x36	Lot Identification Code 3
PROD_ID	0x38	Product identification
SERIAL_NUM	0x3A	Serial number

## GLOBAL COMMANDS

The GLOB\_CMD register (see Table 29) provides trigger bits for several operations. Write 1 to the appropriate bit in the GLOB\_CMD register to start a function. After the function completes, the bit restores to 0.

### Software Reset

Set GLOB\_CMD[7] = 1 (DIN = 0xA880) to reset the operation, which removes all data, initializes all registers from their flash settings, and starts data collection. This function provides a firmware alternative to the RST line (see Table 5, Pin 8).

Table 29. GLOB\_CMD Bit Descriptions

Bits	Description	Execution Time <sup>1</sup>
[15:8]	Not used	N/A <sup>2</sup>
[7]	Software reset	71 ms
[6:4]	Not used	N/A <sup>2</sup>
[3]	Flash update	72 ms
[2]	Not used	N/A <sup>2</sup>
[1]	Factory calibration restore	72 ms
[0]	Automatic bias correction	N/A <sup>2</sup>

<sup>1</sup> Execution time is based on SMPL\_PRD and DEC\_RATE settings. This starts at the next data ready pulse, restarts the decimation cycle, and then writes to the flash (72 ms) after completing a decimation cycle. With respect to Figure 18, the decimation cycle time =  $N_D \div f_s$ .

<sup>2</sup> N/A means not applicable.

## MEMORY MANAGEMENT

The data retention of the flash memory has a dependency on temperature, as shown in Figure 20. The FLASH\_CNT register (see Table 30) provides a 16-bit counter that helps track the number of write cycles to the nonvolatile flash memory, which helps manage the endurance rating. The flash updates every time any of the following bits are set to 1: GLOB\_CMD[3], GLOB\_CMD[1], and GLOB\_CMD[0].

Table 30. FLASH\_CNT Bit Descriptions

Bits	Description
[15:0]	Binary counter; number of flash updates




Figure 20. Flash Memory Retention

### Checksum Test

Set MSC\_CTRL[11] = 1 (DIN = 0x9D08) to perform a checksum verification of the internal program memory. This takes a summation of the internal program memory and compares it with the original summation value for the same locations (from factory configuration). Check the results in the DIAG\_STAT register (see Table 34). DIAG\_STAT[6] equals 0 when the sum matches the correct value and it equals 1 when it does not. Make sure that the power supply is within specification for the entire 20 ms that this function takes to complete.

## GENERAL-PURPOSE INPUT/OUTPUT

There are two general-purpose I/O lines, DIO1 and DIO2, which provide a number of useful functions. The MSC\_CTRL[2:0] bits (see Table 31) control the data ready configuration and have the highest priority for setting either DIO1 or DIO2 (but not both). The ALM\_CTRL[2:0] control bits (see Table 26) provide the alarm indicator configuration control and have the second highest priority for DIO1 or DIO2. When DIO1 and DIO2 are not in use as either data ready or alarm indicator signals, the GPIO\_CTRL register (see Table 32) provides the control and data bits for them.

### Data Ready I/O Indicator

The factory default setting for MSC\_CTRL[2:0] is 110, which configures DIO1 as a positive data ready indicator signal. A common option for this function is MSC\_CTRL[2:0] = 100 (DIN = 0x9C04), which changes data ready to a negative polarity for processors that provide only negative triggered interrupt pins. The pulse width is between 100 μs and 200 μs over all conditions.

**Example I/O Configuration**

For example, set GPIO\_CTRL[7:0] = 0x02 (DIN = 0x9A02) to set DIO1 as an input and DIO2 as an output. Next, set GPIO\_CTRL[15:8] = 0x02 (DIN = 0x9B02) to set DIO2 in a high output state. Monitor DIO1 by reading GPIO\_CTRL[15:8] (DIN = 0x1B00) and masking off the upper seven bits.

**Table 31. MSC\_CTRL Bit Descriptions**

Bits	Description (Default = 0x0006)
[15:12]	Not used
[11]	Memory test (cleared upon completion) (1 = enabled, 0 = disabled)
[10]	Automatic self-test (cleared upon completion) (1 = enabled, 0 = disabled)
[9:8]	Do not use, always set this to 00 (binary)
[7]	Disable sensor compensation (1 = disable compensation, 0 = enable compensation)
[6:3]	Not used
[2]	Data ready enable (1 = enabled, 0 = disabled)
[1]	Data ready polarity (1 = active high, 0 = active low)
[0]	Data ready line select (1 = DIO2, 0 = DIO1)

**Table 32. GPIO\_CTRL Bit Descriptions**

Bits	Description (Default = 0x0000)
[15:10]	Don't care
[9]	General-Purpose I/O Line 2 (DIO2) data level
[8]	General-Purpose I/O Line 1 (DIO1) data level
[7:2]	Don't care
[1]	General-Purpose I/O Line 2 (DIO2) direction control (1 = output, 0 = input)
[0]	General-Purpose I/O Line 1 (DIO1) direction control (1 = output, 0 = input)

**SELF-TEST**

The MSC\_CTRL bits (see Table 31) provide a self-test function, which helps verify the mechanical integrity of the MEMS and signal processing circuit. When enabled, the self-test applies an electrostatic force to the internal sensor element, which causes it to move in a manner that simulates its response to actual rotation. Set MSC\_CTRL[10] = 1 (DIN = 0x9D04) to run the self-test routine, which reports a pass/fail result in DIAG\_STAT[5]. MSC\_CTRL[10] resets itself to 0 after completing this routine. This process takes approximately 46 ms.

**POWER MANAGEMENT**

The SLP\_CTRL register (see Table 33) provides two different sleep modes for system level management: normal and timed. Set SLP\_CTRL[7:0] = 0xFF (DIN = 0xA4FF) to start normal sleep mode. To awaken the device from sleep mode, use one of the following options to restore normal operation: assert  $\overline{CS}$  from high to low, pulse  $\overline{RST}$  low and then high again, or cycle the power. Use SLP\_CTRL[7:0] to put the device into sleep mode for a specified period. For example, SLP\_CTRL[7:0] = 0x64 (DIN = 0xA464) puts the ADIS16133 to sleep for 50 sec.

**Table 33. SLP\_CTRL Bit Descriptions**

Bits	Description
[15:8]	Not used
[7:0]	0xFF: normal sleep mode 0x00 to 0xFE: programmable sleep time bits; 0.5 sec/LSB

**STATUS**

The DIAG\_STAT register (see Table 34) provides error flags for a number of functions. Each flag uses a 1 to indicate an error condition and a 0 to indicate a normal condition. Reading this register provides access to the status of each flag and resets all of the bits to 0 for monitoring future operation. If the error condition remains, the error flag returns to 1 at the conclusion of the next sample cycle. DIAG\_STAT[0] does not require a read of this register to return to 0. If the power supply voltage returns to within range, this flag clears automatically. The SPI communication error flag in DIAG\_STAT[3] indicates that the number of SCLKs in a SPI sequence did not equal a multiple of 16 SCLKs.

**Table 34. DIAG\_STAT Bit Descriptions**

Bits	Description (Default = 0x0000)
[15:10]	Not used
[9]	Alarm 2 status (1 = active, 0 = inactive)
[8]	Alarm 1 status (1 = active, 0 = inactive)
[7]	Not used
[6]	Flash test, checksum flag (1 = fail, 0 = pass)
[5]	Self-test diagnostic error flag (1 = fail, 0 = pass)
[4]	Sensor overrange (1 = overrange, 0 = normal)
[3]	SPI communication failure (1 = fail, 0 = pass)
[2]	Flash update failure (1 = fail, 0 = pass)
[1]	Not used
[0]	Power supply low, (1 = VCC < 4.75 V, 0 = VCC ≥ 4.75 V)

**PRODUCT IDENTIFICATION**

The PROD\_ID register (see Table 35) contains 0x3F05, which is the hexadecimal equivalent of 16,133. The LOT\_ID1, LOT\_ID2, and LOT\_ID3 registers (see Table 36) provide manufacturing lot information. The SERIAL\_NUM register (see Table 37) contains a binary number that represents the serial number on the device label and is lot specific.

**Table 35. PROD\_ID Bit Descriptions**

Bits	Description (Default = 0x3F05)
[15:0]	Product identification = 0x3F05

**Table 36. LOT\_ID1, LOT\_ID2, LOT\_ID3 Bit Descriptions**

Bits	Description
[15:0]	Lot identification, binary code

**Table 37. SERIAL\_NUM Bit Descriptions**

Bits	Description
[15:14]	Not used
[13:0]	Serial number, 1 to 9999 (0x270F)

OBSOLETE



## APPLICATIONS INFORMATION

### BREAKOUT BOARD

The ADIS16IMU1/PCBZ, sold separately, provides a breakout board function for the ADIS16133BMLZ. This interface printed circuit board (PCB) provides larger connectors than the ADIS16133BMLZ for simpler connection with an SPI-compatible processor board. It also provides four tapped M2 holes for attachment of the ADIS16133BMLZ to the breakout board, and four holes (machine screw size M2.5 or #4) for mounting the breakout board to a solid structure. J1 is a dual-row, 2 mm (pitch) connector that works with 1 mm ribbon cable systems.

Figure 21 provides the top level view of the interface board. Install the ADIS16133BMLZ onto this board using the silk pattern as an orientation guide. Figure 22 provides the pin assignments for J1 that match the ADIS16133BMLZ pin functions, which are listed in Table 5. The ADIS16133 does not require external capacitors for normal operation; therefore, the interface PCB does not use the C1 and C2 pads.




Figure 21. Physical Diagram for the Current ADIS16IMU1/PCBZ

		J1		
RST	1	2	SCLK	
$\overline{CS}$	3	4	DOUT	
DNC	5	6	DIN	
GND	7	8	GND	
GND	9	10	VDD	
VDD	11	12	VDD	
DIO1	13	14	DIO2	
DIO3	15	16	DIO4	

Figure 22. ADIS16IMU1/PCBZ J1 Pin Assignments

**INSTALLATION TIPS**

Use Figure 23 and Figure 24 as a starting point for a connector down mechanical design, where the mating connector is soldered to a PCB. All of the evaluation tools for the ADIS16133 use the Samtec CLM-112-02 series as the mating connector and assume use of two holes for the connector alignment pins together with 24 holes for stress relief in those cases where the pins of the ADIS16133 bottom out during insertion.

When designing a connector up system, use the mounting holes shown in Figure 23 as a guide in designing the bulkhead mounting system, and use Figure 24 as a guide in developing the mating connector interface on a flexible circuit or other connector system.




Figure 24. Suggested Layout and Mechanical Design for the Mating Connector




Figure 23. Suggested Mounting Hole Locations, Connector Down

OUTLINE DIMENSIONS




Figure 25. 24-Lead Module with Connector Interface (ML-24-3)  
Dimensions shown in millimeters

ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADIS16133BMLZ	-40°C to +105°C	24-Lead Module with Connector Interface	ML-24-3

<sup>1</sup> Z = RoHS Compliant Part.

NOTES

OBSOLETE